Alternatives and similar repositories for xilinx_axidma

Users that are interested in xilinx_axidma are comparing it to the libraries listed below

• Xilinx / device-tree-xlnx
  Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)
  ☆215Updated 2 months ago
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆698Updated 5 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆840Updated last year
• Digilent / vivado-library
  ☆627Updated last week
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,065Updated 3 weeks ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆817Updated 5 months ago
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆258Updated 6 months ago
• Xilinx-Wiki-Projects / software-prototypes
  ☆70Updated last month
• Xilinx / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆641Updated last week
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,708Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆499Updated 5 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆637Updated 5 months ago
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆823Updated 4 years ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,396Updated last year
• corna / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆14Updated 7 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆364Updated 2 weeks ago
• aquaxis / IPCORE
  ☆137Updated 10 years ago
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆209Updated last year
• Xilinx / XilinxBoardStore
  ☆290Updated this week
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆659Updated last year
• Xilinx / linux-xlnx
  The official Linux kernel from Xilinx
  ☆1,468Updated this week
• Digilent / vivado-boards
  ☆455Updated 3 weeks ago
• Xilinx / Embedded-Design-Tutorials
  ☆139Updated 3 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆328Updated last month
• alexforencich / verilog-axi
  Verilog AXI components for FPGA implementation
  ☆1,783Updated 5 months ago
• fpgasystems / fpga-network-stack
  Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)
  ☆842Updated last month
• seldridge / verilog
  Repository for basic (and not so basic) Verilog blocks with high re-use potential
  ☆590Updated 7 years ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆250Updated 2 weeks ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆576Updated 3 months ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆359Updated last year