bperez77 / xilinx_axidma
A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.
☆472Updated last year
Related projects ⓘ
Alternatives and complementary repositories for xilinx_axidma
- The RIFFA development repository☆777Updated 5 months ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆201Updated this week
- Xilinx QDMA IP Drivers☆576Updated 3 months ago
- Verilog AXI stream components for FPGA implementation☆745Updated 3 months ago
- Example designs for FPGA Drive FMC☆221Updated this week
- ☆575Updated 4 months ago
- Verilog I2C interface for FPGA implementation☆547Updated 4 months ago
- Verilog UART☆424Updated last year
- Verilog PCI express components☆1,140Updated 6 months ago
- Various HDL (Verilog) IP Cores☆710Updated 3 years ago
- Verilog AXI components for FPGA implementation☆1,518Updated 11 months ago
- The official Xilinx u-boot repository☆595Updated this week
- HDL libraries and projects☆1,529Updated this week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,113Updated this week
- Xilinx Tcl Store☆348Updated this week
- Bus bridges and other odds and ends☆490Updated 10 months ago
- Repository for basic (and not so basic) Verilog blocks with high re-use potential☆550Updated 6 years ago
- ☆256Updated this week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆264Updated 6 months ago
- ☆60Updated 4 months ago
- ☆125Updated 9 years ago
- Xilinx Embedded Software (embeddedsw) Development☆959Updated this week
- ☆399Updated last year
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆223Updated 6 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆754Updated this week
- ☆110Updated last month
- Verilog library for ASIC and FPGA designers☆1,193Updated 6 months ago
- ☆599Updated last week
- Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核☆464Updated last year
- A huge VHDL library for FPGA development☆347Updated this week