Alternatives and similar repositories for xilinx_axidma

Users that are interested in xilinx_axidma are comparing it to the libraries listed below

• Xilinx / device-tree-xlnx
  Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)
  ☆220Updated last week
• Xilinx / dma_ip_drivers
  Xilinx QDMA IP Drivers
  ☆732Updated 2 months ago
• KastnerRG / riffa
  The RIFFA development repository
  ☆849Updated last year
• Digilent / vivado-library
  ☆645Updated 3 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆834Updated 8 months ago
• Xilinx-Wiki-Projects / software-prototypes
  ☆73Updated 4 months ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆650Updated 8 months ago
• Xilinx / embeddedsw
  Xilinx Embedded Software (embeddedsw) Development
  ☆1,092Updated this week
• fpgadeveloper / fpga-drive-aximm-pcie
  Example designs for FPGA Drive FMC
  ☆268Updated 9 months ago
• alexforencich / verilog-uart
  Verilog UART
  ☆506Updated 8 months ago
• Xilinx / u-boot-xlnx
  The official Xilinx u-boot repository
  ☆641Updated this week
• aquaxis / IPCORE
  ☆141Updated 10 years ago
• analogdevicesinc / hdl
  HDL libraries and projects
  ☆1,767Updated this week
• ultraembedded / cores
  Various HDL (Verilog) IP Cores
  ☆840Updated 4 years ago
• corna / xilinx_axidma
  A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…
  ☆14Updated 7 years ago
• Xilinx / XilinxTclStore
  Xilinx Tcl Store
  ☆368Updated 2 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆428Updated last week
• Xilinx / linux-xlnx
  The official Linux kernel from Xilinx
  ☆1,480Updated this week
• bmartini / zynq-xdma
  Linux Driver for the Zynq FPGA DMA engine
  ☆90Updated 10 years ago
• WangXuan95 / Xilinx-FPGA-PCIe-XDMA-Tutorial
  Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核
  ☆709Updated 2 years ago
• Xilinx / XilinxBoardStore
  ☆303Updated last week
• Xilinx / Embedded-Design-Tutorials
  ☆146Updated last month
• suisuisi / FPGA_Library
  Vivado诸多IP，包括图像处理等
  ☆232Updated last year
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆387Updated last month
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆595Updated 6 months ago
• alexforencich / verilog-pcie
  Verilog PCI express components
  ☆1,446Updated last year
• Digilent / vivado-boards
  ☆467Updated 3 months ago
• Xilinx / XilinxVirtualCable
  Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…
  ☆255Updated 3 months ago
• Xilinx-Wiki-Projects / ZCU102-Ethernet
  Ethernet Example Projects targeting the Xilinx ZCU102 evaluation board. This repository replaces XAPP1305.
  ☆76Updated 8 months ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆732Updated 4 months ago