A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.
☆552Jan 12, 2023Updated 3 years ago
Alternatives and similar repositories for xilinx_axidma
Users that are interested in xilinx_axidma are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communicat…☆16Jan 26, 2018Updated 8 years ago
- ☆79Jun 11, 2026Updated 2 months ago
- The official Linux kernel from Xilinx☆1,554Updated this week
- User space mappable dma buffer device driver for Linux.☆699Mar 12, 2026Updated 5 months ago
- Linux Driver for the Zynq FPGA DMA engine☆90Feb 12, 2015Updated 11 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Simple C snippet to transfer DMA memory with scatter/gather on a Zynq 7020☆59Apr 27, 2017Updated 9 years ago
- Simple, zero-copy DMA to/from userspace.☆79Jul 18, 2023Updated 3 years ago
- Hardware, Linux Driver and Library for the Zynq AXI DMA interface☆105Jul 21, 2018Updated 8 years ago
- ☆28May 17, 2016Updated 10 years ago
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆239Jun 15, 2026Updated 2 months ago
- DMA enabled Zynq PS-PL communication to implement high throughput data transfer between Linux applications and user IP core.☆41Feb 8, 2017Updated 9 years ago
- Example designs for FPGA Drive FMC☆300Updated this week
- Xilinx DMA IP Drivers☆840Jul 14, 2026Updated last month
- ☆18Jan 30, 2018Updated 8 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Verilog AXI stream components for FPGA implementation☆912Feb 27, 2025Updated last year
- Client Driver for this HDL module: https://github.com/analogdevicesinc/hdl/tree/master/library/axi_dmac☆17Mar 10, 2022Updated 4 years ago
- The official Xilinx u-boot repository☆682Updated this week
- ☆21Jun 14, 2026Updated 2 months ago
- Zynq SoC Linux kernel driver for Xilinx AXI-Stream FIFO IP☆57Feb 13, 2025Updated last year
- ☆14Mar 13, 2023Updated 3 years ago
- Tutorial on installing QEMU to simulate Zynq Devices with Petalinux☆24Jun 6, 2017Updated 9 years ago
- Xilinx Embedded Software (embeddedsw) Development☆1,225Updated this week
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A userspace DMA example on Zynq platform (ZC706).☆17Apr 20, 2015Updated 11 years ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆951Aug 3, 2026Updated 2 weeks ago
- Demonstration of the AXI DMA engine on the ZedBoard☆58Feb 26, 2021Updated 5 years ago
- Verilog AXI components for FPGA implementation☆2,116Feb 27, 2025Updated last year
- A set of standalone kernel modules and userspace library for using the AXI DMA on a Zynq MPSoC☆22Feb 22, 2020Updated 6 years ago
- Verilog Ethernet components for FPGA implementation☆3,071Feb 27, 2025Updated last year
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆776May 26, 2017Updated 9 years ago
- Bus bridges and other odds and ends☆694Jun 2, 2026Updated 2 months ago
- Sample minimal Vivado project for Parallella FPGA☆45May 15, 2016Updated 10 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Transfer data from DDR memory to AXI4-Stream Data FIFO and back through AXI DMA☆23May 20, 2019Updated 7 years ago
- How to configure Debian Linux environment for Xilinx Zynq.☆33Jan 5, 2017Updated 9 years ago
- HDL libraries and projects☆1,996Updated this week
- Generates Makefiles to synthesize, place, and route verilog using Vivado☆101May 24, 2022Updated 4 years ago
- ☆24Sep 23, 2015Updated 10 years ago
- C++ library for AXI DMA with direct and scatter-gather support☆13Feb 22, 2022Updated 4 years ago
- VDMA framebuffer driver for LVDS display☆14Mar 23, 2017Updated 9 years ago