bperez77 / xilinx_axidma
A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.
☆485Updated 2 years ago
Alternatives and similar repositories for xilinx_axidma:
Users that are interested in xilinx_axidma are comparing it to the libraries listed below
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆208Updated 3 months ago
- Example designs for FPGA Drive FMC☆232Updated last month
- Verilog AXI stream components for FPGA implementation☆777Updated 6 months ago
- Verilog I2C interface for FPGA implementation☆576Updated 7 months ago
- Verilog UART☆446Updated last year
- Xilinx QDMA IP Drivers☆607Updated this week
- ☆601Updated 7 months ago
- The RIFFA development repository☆800Updated 8 months ago
- Various HDL (Verilog) IP Cores☆743Updated 3 years ago
- Xilinx Embedded Software (embeddedsw) Development☆990Updated 2 months ago
- Xilinx Tcl Store☆352Updated this week
- Verilog PCI express components☆1,211Updated 9 months ago
- The official Xilinx u-boot repository☆610Updated last week
- Verilog AXI components for FPGA implementation☆1,609Updated last year
- Bus bridges and other odds and ends☆521Updated 2 weeks ago
- ☆419Updated last month
- HDL libraries and projects☆1,586Updated this week
- AXI interface modules for Cocotb☆233Updated last year
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆300Updated 9 months ago
- IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…☆568Updated 4 years ago
- The official Linux kernel from Xilinx☆1,399Updated this week
- A huge VHDL library for FPGA development☆372Updated this week
- ☆129Updated 9 years ago
- ☆121Updated last month
- SPI Master for FPGA - VHDL and Verilog☆270Updated last year
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆232Updated 9 months ago
- ☆66Updated 7 months ago
- ☆274Updated last week
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,204Updated 3 weeks ago
- A git-friendly Vivado wrapper☆225Updated 9 months ago