bperez77 / xilinx_axidma
A zero-copy Linux driver and a userspace interface library for Xilinx's AXI DMA and VDMA IP blocks. These serve as bridges for communication between the processing system and FPGA programmable logic fabric, through one of the DMA ports on the Zynq processing system. Distributed under the MIT License.
☆481Updated 2 years ago
Alternatives and similar repositories for xilinx_axidma:
Users that are interested in xilinx_axidma are comparing it to the libraries listed below
- Linux device tree generator for the Xilinx SDK (Vivado > 2014.1)☆206Updated 2 months ago
- Xilinx QDMA IP Drivers☆601Updated this week
- Example designs for FPGA Drive FMC☆230Updated last week
- ☆590Updated 6 months ago
- The RIFFA development repository☆792Updated 7 months ago
- The official Xilinx u-boot repository☆606Updated last week
- Verilog AXI stream components for FPGA implementation☆766Updated 5 months ago
- Xilinx Tcl Store☆350Updated 3 weeks ago
- Various HDL (Verilog) IP Cores☆725Updated 3 years ago
- Verilog I2C interface for FPGA implementation☆566Updated 6 months ago
- Scalable Network Stack for FPGAs (TCP/IP, RoCEv2)☆777Updated 2 months ago
- Xilinx Embedded Software (embeddedsw) Development☆975Updated last month
- Verilog UART☆433Updated last year
- Verilog AXI components for FPGA implementation☆1,583Updated last year
- Verilog PCI express components☆1,183Updated 8 months ago
- ☆63Updated 6 months ago
- Xilinx Virtual Cable (XVC) is a TCP/IP-based protocol that acts like a JTAG cable and provides a means to access and debug your FPGA or S…☆230Updated 8 months ago
- The official Linux kernel from Xilinx☆1,386Updated this week
- ☆270Updated last month
- Bus bridges and other odds and ends☆507Updated last week
- ☆623Updated 2 months ago
- HDL libraries and projects☆1,568Updated this week
- Linux Driver for the Zynq FPGA DMA engine☆87Updated 9 years ago
- Verilog library for ASIC and FPGA designers☆1,235Updated 8 months ago
- CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs.☆274Updated 5 years ago
- AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication☆1,181Updated this week
- Open Source 4k CSI-2 Rx core for Xilinx FPGAs☆388Updated 6 years ago
- ☆408Updated 2 weeks ago
- A git-friendly Vivado wrapper☆221Updated 7 months ago
- A huge VHDL library for FPGA development☆365Updated this week