Alternatives and similar repositories for SLAM_ZYNQ

Users that are interested in SLAM_ZYNQ are comparing it to the libraries listed below

• SLAM-Hardware / acSLAM
  FPGA Hardware Implementation for SLAM
  ☆71Updated 9 months ago
• Siudya / ORB_FPGA
  ☆72Updated 5 years ago
• yangjl-cs / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆77Updated 3 years ago
• sdoira / U96-SLAM
  ☆36Updated last year
• EscapeTHU / SGBM_FPGA
  This repository contains code and pdf tutorial of how I've implemented binocular camera matching algorithm, SGBM, with FPGA using verilog…
  ☆34Updated 2 years ago
• 19801201 / DOSLAM
  An High-Performance SLAM Hardware Accelerator Implementation for FPGA
  ☆71Updated 9 months ago
• laszloC / Thesis_SGM_FPGA
  FPGA implementation of Semi Global Matching algorithm, using High Level Synthesis
  ☆18Updated 2 years ago
• zjru / FP-Stereo
  Hardware-Efficient Stereo Vision for Embedded Applications on FPGAs
  ☆40Updated 4 years ago
• tishi43 / sgbm
  implementation of opencv sgbm(disparity map extract) on FPGA
  ☆12Updated 3 years ago
• jdibenes / zcu102_two_cameras
  ZCU102 two IMX274 camera design.
  ☆11Updated 2 years ago
• csl-uth / KinectFusion-fpga
  ☆10Updated 4 years ago
• raiker / tarsier
  ☆34Updated 2 years ago
• PUTvision / FPGA-FAST
  FPGA FAST image feature detector implementation in VHDL
  ☆38Updated 2 years ago
• zhutmost / stereo-vision-fpga
  Real-time binocular stereo vision FPGA system with OV5640 cameras
  ☆30Updated 6 years ago
• AugustinJose1221 / FPGA-Build
  A novel architectural design for stitching video streams in real-time on an FPGA.
  ☆125Updated 3 years ago
• torrvision / ELAS_SoC
  Source Code for "Real-Time Dense Stereo Matching with ELAS on FPGA Accelerated Embedded Devices"
  ☆34Updated 7 years ago
• bxinquan / zynqmp_cam_isp_demo
  ISP-Lite, VIP, MIPI-RX IP实现，测试平台为KV260+AR1335 3MP@30fps
  ☆100Updated 2 years ago
• ISKU / FAST9-Accelerator
  FAST-9 Accelerator for Corner Detection
  ☆37Updated 4 years ago
• nbrummel / SIFT-implementation-in-Verilog
  Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations
  ☆40Updated 11 years ago
• tastynoob / FPGA_network
  ☆37Updated 4 years ago
• lijyhh / Study-notes
  Some study notes in learning process.
  ☆34Updated 3 years ago
• stefanomattoccia / SmartCamera
  Smart camera with OV 7670 and Zynq
  ☆42Updated 3 years ago
• Xilinx / xfopencv
  ☆337Updated 5 years ago
• JinChen-tw / pynqz2_dpu140
  This TRD is implement DPU v1.4.0 on PYNQ-Z2 board
  ☆46Updated 5 years ago
• mhhai / ImageStitchBasedOnFPGA
  七路图像在FPGA中实现拼接，代码会不断添加进来。
  ☆25Updated 4 years ago
• Xilinx / kria-vitis-platforms
  Kria Vitis platforms and overlays
  ☆104Updated 3 months ago
• Floral / Pose-Detection-of-MPU6050-Based-on-FPGA
  FPGA implementation of pose detection with Kalman filter. (verilog)
  ☆35Updated 3 years ago
• LukiBa / zybo_yolo
  YOLO example implementation using Intuitus CNN accelerator on ZYBO ZYNQ-7000 FPGA board
  ☆21Updated 4 years ago
• jamesrivas / FPGA_Stereo_Depth_Map
  ☆23Updated 11 years ago
• 19801201 / SpinalHDL_CNN_Accelerator
  CNN accelerator implemented with Spinal HDL
  ☆152Updated last year