Digilent / Zedboard-DMA
☆13Updated 5 years ago
Alternatives and similar repositories for Zedboard-DMA:
Users that are interested in Zedboard-DMA are comparing it to the libraries listed below
- JESD204b modules in VHDL☆29Updated 6 years ago
- MIPI CSI-2 RX☆31Updated 3 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Extensible FPGA control platform☆59Updated last year
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆40Updated 6 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- Demonstration of the AXI DMA engine on the ZedBoard☆53Updated 4 years ago
- ☆12Updated 7 years ago
- VHDL Modules☆24Updated 10 years ago
- ☆17Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆105Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆44Updated 3 years ago
- ☆33Updated last year
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- ☆18Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆49Updated last year
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆30Updated 2 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- Board repo for the ZCU216 RFSOC☆26Updated 2 years ago
- A 26ps RMS time-to-digital converter (TDC) core for Spartan-6 FPGAs☆60Updated 10 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆31Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- experimentation with gnu make for Xilinx Vivado compilation. dependencies can be complicated.☆22Updated last year
- UART To SPI☆17Updated 10 years ago
- FMC card to allow interfacing Xilinx FPGA boards with Jetson TX2 or TX1 via CSI-2 camera interface☆17Updated 2 years ago