Alternatives and similar repositories for vivado-on-silicon-mac

Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below

• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆670Updated 2 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆675Updated last week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆242Updated last year
• lowRISC / style-guides
  lowRISC Style Guides
  ☆468Updated 3 weeks ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆480Updated 2 weeks ago
• Lramseyer / vaporview
  Waveform Viewer Extension for VScode
  ☆287Updated last week
• Digilent / vivado-boards
  ☆474Updated 4 months ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆675Updated last week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆393Updated 5 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆622Updated last week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆747Updated 3 weeks ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆635Updated last year
• klyone / opencores-ip
  A huge collection of VHDL/Verilog open-source IP cores scraped from the web
  ☆125Updated 10 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆821Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆606Updated 7 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆413Updated 10 months ago
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆442Updated last week
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆306Updated 9 months ago
• Xilinx / XilinxBoardStore
  ☆306Updated last week
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆413Updated last week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆529Updated 4 years ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆543Updated last month
• suryakantamangaraj / AwesomeRISC-VResources
  It contains a curated list of awesome RISC-V Resources.
  ☆270Updated 10 months ago
• efabless / caravel
  Caravel is a standard SoC template with on chip resources to control and read/write operations from a user-dedicated space.
  ☆364Updated 9 months ago
• mattvenn / awesome-opensource-asic-resources
  ☆363Updated 2 years ago
• ben-marshall / awesome-open-hardware-verification
  A List of Free and Open Source Hardware Verification Tools and Frameworks
  ☆570Updated 2 years ago
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆696Updated 2 years ago
• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆702Updated last week
• ARC-Lab-UF / sv-tutorial
  SystemVerilog Tutorial
  ☆183Updated this week
• Xilinx / Vivado-Design-Tutorials
  ☆237Updated 3 months ago