Installs Vivado on M1/M2/M3 macs
☆631Sep 28, 2024Updated 2 years ago
Alternatives and similar repositories for vivado-on-silicon-mac
Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal utility for programming FPGA☆1,785Updated this week
- Remote JTAG server for remote debugging☆47Dec 31, 2025Updated 10 months ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- Multi-platform nightly builds of open source digital design and verification tools☆1,804Updated this week
- Various utilities for the Brevitas (https://github.com/Xilinx/brevitas) framework for neural network quantization in PyTorch☆11Jan 16, 2026Updated 9 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Yosys Open SYnthesis Suite☆4,867Updated this week
- Docker image with Xilinx FPGA Tools (Vivado - SDAccel) usable with GUI on Mac☆10Oct 6, 2018Updated 8 years ago
- Build your hardware, easily!☆4,189Updated this week
- Experimental flows using nextpnr for Xilinx devices☆271Oct 11, 2024Updated 2 years ago
- ☆11Jul 12, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆25Jun 29, 2026Updated 4 months ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆121Oct 5, 2026Updated last month
- VHDL compiler and simulator☆905Updated this week
- Package manager and build abstraction tool for FPGA/ASIC development☆1,483Oct 23, 2026Updated 2 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SystemVerilog to Verilog conversion☆761Aug 18, 2026Updated 2 months ago
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆18Feb 3, 2026Updated 9 months ago
- ☆23Nov 24, 2022Updated 3 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,973Oct 29, 2026Updated last week
- ☆14Oct 28, 2026Updated last week
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆21Mar 7, 2022Updated 4 years ago
- Time to Digital Converter (TDC)☆38Dec 27, 2020Updated 5 years ago
- ☆13Oct 15, 2026Updated 3 weeks ago
- AXI, AXI stream, Ethernet, and PCIe components in System Verilog