Alternatives and similar repositories for vivado-on-silicon-mac

Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below

• lowRISC / style-guides
  lowRISC Style Guides
  ☆438Updated 2 weeks ago
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆629Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆639Updated this week
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,084Updated this week
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆568Updated 2 months ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆625Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆479Updated 3 years ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆647Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆264Updated last week
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆582Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆504Updated 4 months ago
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆347Updated 2 weeks ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆232Updated last year
• alexforencich / verilog-uart
  Verilog UART
  ☆492Updated 4 months ago
• Digilent / vivado-boards
  ☆445Updated 5 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆427Updated last month
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆709Updated last month
• ultraembedded / biriscv
  32-bit Superscalar RISC-V CPU
  ☆1,041Updated 3 years ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆434Updated this week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆623Updated 4 months ago
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,082Updated last month
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆269Updated last year
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆323Updated this week
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆560Updated 3 weeks ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆390Updated this week
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆645Updated 2 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆211Updated last week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆810Updated 4 months ago
• VLSI-EDA / PoC
  IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Techn…
  ☆580Updated 4 years ago
• Xilinx / XilinxBoardStore
  ☆288Updated 3 weeks ago