Alternatives and similar repositories for vivado-on-silicon-mac

Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below

• lowRISC / style-guides
  lowRISC Style Guides
  ☆426Updated 8 months ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆588Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆627Updated last month
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆618Updated last week
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆233Updated 11 months ago
• slaclab / surf
  A huge VHDL library for FPGA and digital ASIC development
  ☆382Updated this week
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆215Updated 2 weeks ago
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆613Updated last month
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆633Updated 2 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆257Updated last year
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆555Updated last month
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,044Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆424Updated last month
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆908Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆480Updated 2 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆573Updated this week
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆803Updated 2 months ago
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆454Updated 3 years ago
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆609Updated 2 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆386Updated 4 months ago
• raulbehl / 100DaysOfRTL
  100 Days of RTL
  ☆365Updated 9 months ago
• projf / projf-explore
  Project F brings FPGAs to life with exciting open-source designs you can build on.
  ☆640Updated 3 months ago
• Xilinx / XilinxBoardStore
  ☆287Updated this week
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆335Updated last year
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆398Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆453Updated last week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆323Updated this week
• black-parrot / black-parrot
  A Linux-capable RISC-V multicore for and by the world
  ☆693Updated 2 weeks ago
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆319Updated this week
• ZipCPU / sdspi
  SD-Card controller, using either SPI, SDIO, or eMMC interfaces
  ☆279Updated 3 weeks ago