Alternatives and similar repositories for vivado-on-silicon-mac:

Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below

• iic-jku / IIC-OSIC-TOOLS
  IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…
  ☆399Updated last week
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆584Updated last month
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆365Updated this week
• Digilent / vivado-boards
  ☆408Updated 2 weeks ago
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆411Updated this week
• openhwgroup / cvw
  CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…
  ☆300Updated this week
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆585Updated 2 weeks ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆367Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆550Updated this week
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆387Updated 3 years ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆507Updated last week
• alexforencich / verilog-uart
  Verilog UART
  ☆433Updated last year
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆221Updated 7 months ago
• tilk / riscv-simple-sv
  A simple RISC V core for teaching
  ☆176Updated 3 years ago
• openhwgroup / core-v-cores
  CORE-V Family of RISC-V Cores
  ☆216Updated 11 months ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆537Updated last week
• The-OpenROAD-Project / OpenROAD-flow-scripts
  OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
  ☆369Updated this week
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆419Updated last month
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆383Updated last week
• efabless / caravel
  Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.
  ☆304Updated last month
• RTimothyEdwards / open_pdks
  PDK installer for open-source EDA tools and toolchains. Distributed with setups for the SkyWater 130nm and Global Foundries 180nm open p…
  ☆304Updated this week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆221Updated last year
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆450Updated 2 months ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆922Updated this week
• efabless / openlane2
  The next generation of OpenLane, rewritten from scratch with a modular architecture
  ☆255Updated this week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆384Updated 4 months ago
• pyuvm / pyuvm
  The UVM written in Python
  ☆393Updated last week
• chipsalliance / synlig
  SystemVerilog synthesis tool
  ☆176Updated this week
• hdl-modules / hdl-modules
  A collection of reusable, high-quality, peer-reviewed VHDL building blocks.
  ☆131Updated this week
• rggen / rggen
  Code generation tool for control and status registers
  ☆346Updated this week