Installs Vivado on M1/M2/M3 macs
☆523Sep 28, 2024Updated last year
Alternatives and similar repositories for vivado-on-silicon-mac
Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below
Sorting:
- Universal utility for programming FPGA☆1,562Updated this week
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- Multi-platform nightly builds of open source digital design and verification tools☆1,369Mar 3, 2026Updated last week
- Time to Digital Converter (TDC)☆36Dec 27, 2020Updated 5 years ago
- PYNQ for Zybo board☆13Jan 30, 2026Updated last month
- ☆11Jul 12, 2023Updated 2 years ago
- ☆14Nov 30, 2023Updated 2 years ago
- SystemVerilog to Verilog conversion☆706Nov 24, 2025Updated 3 months ago
- Yosys Open SYnthesis Suite☆4,316Updated this week
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- SpaceWire☆14Jul 17, 2014Updated 11 years ago
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated last year
- Rust AV crates☆16Oct 17, 2025Updated 4 months ago
- CUDA Custom Buffers and example blocks☆22Nov 9, 2022Updated 3 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- ☆38Jul 6, 2025Updated 8 months ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Xilinx Virtual Cable Daemon☆125Mar 6, 2025Updated last year
- SystemVerilog synthesis tool☆229Mar 10, 2025Updated last year
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- Show the time on a VGA monitor. Submitted for the Google MPW1 ASIC shuttle.☆63Nov 5, 2021Updated 4 years ago
- Docker files from Ettus Research☆16Aug 11, 2020Updated 5 years ago
- ☆18Mar 25, 2023Updated 2 years ago
- Remote JTAG server for remote debugging☆44Dec 31, 2025Updated 2 months ago
- Build your hardware, easily!☆3,747Mar 3, 2026Updated last week
- Analog and power building blocks for sky130 pdk☆22Mar 3, 2021Updated 5 years ago
- A huge VHDL library for FPGA and digital ASIC development☆449Feb 23, 2026Updated 2 weeks ago
- My self-designed ZYNQ-7010 4-layer developement board.☆35Jul 25, 2021Updated 4 years ago
- Documenting the Xilinx 7-series bit-stream format.☆853Jun 5, 2025Updated 9 months ago
- A collection of phase locked loop (PLL) related projects☆117Jan 18, 2024Updated 2 years ago
- Bus bridges and other odds and ends☆644Apr 14, 2025Updated 10 months ago
- Introductory examples for using PYNQ with Alveo☆52Mar 14, 2023Updated 2 years ago
- Mastering FPGASIC Book☆18Oct 26, 2025Updated 4 months ago
- Verilator open-source SystemVerilog simulator and lint system☆3,391Updated this week
- Modular hardware build system☆1,131Updated this week
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago