Installs Vivado on M1/M2/M3 macs
☆593Sep 28, 2024Updated last year
Alternatives and similar repositories for vivado-on-silicon-mac
Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Universal utility for programming FPGA☆1,689Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,608Updated this week
- ☆11Jul 12, 2023Updated 3 years ago
- A Formal Verification Methodology to lower the adoption barriers for Formal Verification of ASIC and FPGA designs in the Space sector (th…☆24Jun 29, 2026Updated 3 weeks ago
- PYNQ for Zybo board☆15Jan 30, 2026Updated 5 months ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- CIRCT and Yosys interoperability, demonstrated with CHISEL☆17Feb 3, 2026Updated 5 months ago
- Remote JTAG server for remote debugging☆46Dec 31, 2025Updated 6 months ago
- ☆15Nov 30, 2023Updated 2 years ago
- Time to Digital Converter (TDC)☆37Dec 27, 2020Updated 5 years ago
- Xilinx Virtual Cable server for FT2232H (targeted for ARM SBCs)☆21Mar 7, 2022Updated 4 years ago
- Examples for creating AXI-interfaced peripherals in Chisel☆76Nov 15, 2015Updated 10 years ago
- SpaceWire☆14Jul 17, 2014Updated 12 years ago
- ☆15Aug 19, 2025Updated 11 months ago
- Open source hardware down to the chip level!☆30Sep 24, 2021Updated 4 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Release of PocketSDR NEO* edition schematics, PCB, and BOM in KICAD 7.0 format.☆13Jun 14, 2024Updated 2 years ago
- Xilinx Virtual Cable Daemon☆128Mar 6, 2025Updated last year
- Yosys Open SYnthesis Suite☆4,627Updated this week
- SystemVerilog to Verilog conversion☆741Mar 28, 2026Updated 3 months ago
- ☆38Aug 21, 2025Updated 11 months ago
- ☆13Jun 23, 2026Updated last month
- LZW Compressoion algorithm in verilog☆17Dec 19, 2013Updated 12 years ago
- Tutorial on how to boot Zephyr on the Avnet/Digilent Zedboard, includes building a FPGA bitstream and the First Stage Boot Loader (FSBL)☆20Sep 21, 2024Updated last year
- A tool to generate optimized hardware files for univariate functions.