Alternatives and similar repositories for vivado-on-silicon-mac:

Users that are interested in vivado-on-silicon-mac are comparing it to the libraries listed below

• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆608Updated 3 weeks ago
• barbedo / vivado-git
  A git-friendly Vivado wrapper
  ☆233Updated 11 months ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆616Updated 2 weeks ago
• YosysHQ / oss-cad-suite-build
  Multi-platform nightly builds of open source digital design and verification tools
  ☆1,025Updated this week
• Digilent / vivado-boards
  ☆431Updated 3 months ago
• chipsalliance / f4pga
  FOSS Flow For FPGA
  ☆384Updated 3 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆544Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆601Updated last week
• slaclab / surf
  A huge VHDL library for FPGA development
  ☆382Updated this week
• AngeloJacobo / UberDDR3
  Opensource DDR3 Controller
  ☆315Updated this week
• lnis-uofu / OpenFPGA
  An Open-source FPGA IP Generator
  ☆898Updated last week
• open-logic / open-logic
  Open Logic FPGA Standard Library
  ☆577Updated this week
• alexforencich / verilog-uart
  Verilog UART
  ☆474Updated last month
• YosysHQ / sby
  SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows
  ☆444Updated last week
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆670Updated 5 months ago
• fpganinja / taxi
  AXI, AXI stream, Ethernet, and PCIe components in System Verilog
  ☆188Updated last week
• lowRISC / style-guides
  lowRISC Style Guides
  ☆419Updated 7 months ago
• mshr-h / vscode-verilog-hdl-support
  HDL support for VS Code
  ☆318Updated last week
• Xilinx / XilinxBoardStore
  ☆286Updated last week
• alexforencich / verilog-i2c
  Verilog I2C interface for FPGA implementation
  ☆602Updated last month
• ultraembedded / core_ddr3_controller
  A DDR3 memory controller in Verilog for various FPGAs
  ☆439Updated 3 years ago
• Digilent / digilent-xdc
  A collection of Master XDC files for Digilent FPGA and Zynq boards.
  ☆572Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆796Updated last month
• Digilent / vivado-library
  ☆613Updated 9 months ago
• UVVM / UVVM
  UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of …
  ☆397Updated last week
• Xilinx / Vivado-Design-Tutorials
  ☆198Updated last month
• nandland / spi-master
  SPI Master for FPGA - VHDL and Verilog
  ☆280Updated last year
• dawsonjon / fpu
  synthesiseable ieee 754 floating point library in verilog
  ☆611Updated 2 years ago
• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆568Updated last week
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆480Updated 2 months ago