gnuradio / gr-cudaLinks
CUDA Custom Buffers and example blocks
☆21Updated 3 years ago
Alternatives and similar repositories for gr-cuda
Users that are interested in gr-cuda are comparing it to the libraries listed below
Sorting:
- A basic Soft(Gate)ware Defined Radio architecture☆99Updated last year
- RFNoC out-of-tree module for a channelizer☆16Updated 7 years ago
- Library of CUDA Kernels for Signal Processing☆17Updated 3 years ago
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆39Updated last year
- PYNQ example of using the RFSoC as a QPSK/BPSK radio transceiver.☆40Updated 2 years ago
- Python productivity for RFSoC platforms☆84Updated 3 weeks ago
- RTL implementation of components for DVB-S2☆129Updated 2 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆59Updated 2 years ago
- MATLAB toolbox for ADI transceiver products☆63Updated 2 weeks ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆108Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- ☆24Updated 5 years ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- Companion Jupyter Notebooks for the RFSoC-Book.☆239Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last month
- ☆64Updated 2 months ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- Beamforming & Stuff ™☆54Updated 2 weeks ago
- ☆18Updated 2 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆46Updated last week
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆73Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆24Updated 4 years ago
- Example applications for UHD/RFNoC☆18Updated 3 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆215Updated 6 months ago
- ADI Scripts for Linux images☆28Updated 4 months ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆106Updated 4 years ago
- AD9361 based USB3 SDR☆117Updated 8 years ago