☆13Nov 6, 2026Updated this week
Alternatives and similar repositories for ChipVerilog
Users that are interested in ChipVerilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆10Sep 29, 2024Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- benchmarks for hls equivalence checking☆11Nov 22, 2022Updated 3 years ago
- End-to-End Mixed Precision Neural Network Co-Exploration Framework for Edge AI☆12Sep 21, 2026Updated last month
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- [ICCAD'26] Forbench: Symbolic Simulation Helps Make Your Testbench More Formal☆15Updated this week
- ☆17Nov 1, 2026Updated last week
- This is a python repo for flattening Verilog☆19Dec 19, 2025Updated 10 months ago
- [NeurIPS 2026] Veri-Sure: Multi-Agent RTL Code Generation with Temporal Tracing, Slicing and Formal Verification☆30Oct 26, 2026Updated 2 weeks ago
- A word hashing method based on vectors of letter n-grams. Currently transforms text into sequences of numbers.☆10Feb 27, 2018Updated 8 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆54May 29, 2025Updated last year
- ☆12Feb 22, 2024Updated 2 years ago
- EvolveGen: Algorithmic Level Hardware Model Checking Benchmark Generation through Reinforcement Learning (TACAS 2026)☆10Oct 9, 2025Updated last year
- HKUST(GZ) Thesis LaTeX Template☆63Oct 14, 2026Updated 3 weeks ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Dr.RTL: Autonomous Agentic RTL optimization through Tool-Grounded Self-Improvement☆37Sep 4, 2026Updated 2 months ago
- Recent papers related to hardware formal verification.☆79Sep 20, 2023Updated 3 years ago
- Open-source, agent-agnostic RTL formal verification skill library for AI coding agents: JasperGold FPV, SVA, proof optimization, and TCL …☆37Sep 29, 2026Updated last month
- ☆30Dec 24, 2023Updated 2 years ago
- Spire is a Python embedded domain-specific language (DSL) for RTL generation. Its built-in optimizations reduce area and delay of circuit…☆51Oct 13, 2026Updated 3 weeks ago
- ☆52Sep 16, 2026Updated last month
- DeepIC3: Guiding IC3 Algorithms by Graph Neural Network Clause Prediction (ASP-DAC 2024)☆14Nov 2, 2023Updated 3 years ago
- The register-transfer level (RTL) implementation of FIONA-V baseline ISA, affiliated to FIONA toolchains.☆10Oct 30, 2023Updated 3 years ago
- ☆13Aug 17, 2026Updated 2 months ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Discrete Cosine Transform (DCT) is one of the important image compression algorithms used in image processing applications. Several algor…☆26May 5, 2015Updated 11 years ago
- ☆13Sep 9, 2020Updated 6 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated 2 years ago
- Verilog auto debug with Gpts☆11Feb 25, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆23May 2, 2026Updated 6 months ago
- Data is all you need: Finetuning LLMs for Chip Design via an Automated design-data augmentation framework (DAC 2024)☆63Dec 17, 2024Updated last year
- A switch joycon stick manager app for android☆18Dec 4, 2023Updated 2 years ago
- Yosys RTLIL dialect for MLIR☆25Jun 12, 2025Updated last year
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆24Updated this week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A high-efficiency hybrid solving CEC algorithm☆14May 25, 2023Updated 3 years ago
- ☆10Jan 9, 2026Updated 10 months ago
- ☆15Dec 6, 2023Updated 2 years ago
- Generate Synthetic Benchmarks for FPGA Research☆10Aug 16, 2022Updated 4 years ago
- ☆11Sep 25, 2025Updated last year
- MESL官网最新直连地址☆11May 28, 2026Updated 5 months ago
- ☆15May 6, 2026Updated 6 months ago
Are these results useful?