hex-five / multizone-fpgaLinks
This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW platform for its MultiZone Trusted Execution Environment and MultiZone Trusted Firmware. The X300 is an enhanced secure version of the SiFive's Freedom E300 built around the Rocket chip developed at U.C. Berkele…
☆30Updated last year
Alternatives and similar repositories for multizone-fpga
Users that are interested in multizone-fpga are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated last year
- Naive Educational RISC V processor☆83Updated this week
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆32Updated last year
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 4 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 3 weeks ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated last week
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last week
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- ☆17Updated 2 years ago
- BSC Development Workstation (BDW)☆29Updated 7 months ago
- A scala based simulator for circuits described by a LoFirrtl file☆48Updated 2 years ago
- ☆56Updated 2 years ago
- Chisel Cheatsheet☆33Updated 2 years ago
- Setup scripts and files needed to compile CoreMark on RISC-V☆68Updated 10 months ago
- For contributions of Chisel IP to the chisel community.☆61Updated 6 months ago
- ☆44Updated 2 months ago
- SCARV: a side-channel hardened RISC-V platform☆27Updated 2 years ago
- pulp_soc is the core building component of PULP based SoCs☆79Updated 2 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆63Updated 5 years ago
- An implementation of RISC-V☆33Updated last week
- Bitstream relocation and manipulation tool.☆46Updated 2 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆36Updated 3 years ago
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆33Updated 2 years ago
- RISC-V Virtual Prototype☆42Updated 3 years ago
- ☆62Updated 3 weeks ago
- Demo SoC for SiliconCompiler.☆59Updated last week
- AXI Adapter(s) for RISC-V Atomic Operations☆64Updated 3 weeks ago
- Technology dependent cells instantiated in the design for generic process (simulation, FPGA)☆60Updated 4 months ago