hex-five / multizone-fpga
This repository contains the hardware design source files of the Hex Five X300 RISC-V SoC. The X300 is Hex Five's official reference HW platform for its MultiZone Trusted Execution Environment and MultiZone Trusted Firmware. The X300 is an enhanced secure version of the SiFive's Freedom E300 built around the Rocket chip developed at U.C. Berkele…
☆29Updated last year
Alternatives and similar repositories for multizone-fpga:
Users that are interested in multizone-fpga are comparing it to the libraries listed below
- Tightly-coupled cache coherence unit for CVA6 using the ACE protocol☆30Updated 10 months ago
- Patmos is a time-predictable VLIW processor, and the processor for the T-CREST project☆141Updated last month
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆36Updated 3 years ago
- Testing processors with Random Instruction Generation☆35Updated 2 weeks ago
- ☆55Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)☆20Updated 7 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 5 years ago
- BSC Development Workstation (BDW)☆28Updated 4 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆60Updated 10 months ago
- Chisel implementation of AES☆23Updated 5 years ago
- (System)Verilog to Chisel translator☆112Updated 2 years ago
- Intel Compiler for SystemC☆23Updated last year
- Naive Educational RISC V processor☆79Updated 5 months ago
- ☆28Updated 3 months ago
- Workshop on Computer Architecture Research with RISC-V (CARRV)☆38Updated 4 months ago
- SCARV: a side-channel hardened RISC-V platform☆24Updated 2 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆61Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆33Updated last week
- RISC-V Formal Verification Framework☆129Updated 2 weeks ago
- An implementation of RISC-V☆26Updated this week
- Infrastructure to drive Spike (RISC-V ISA Simulator) in cosim mode. Hammer provides a C++ and Python interface to interact with Spike.☆28Updated last year
- IOMMU IP compliant with the RISC-V IOMMU Specification v1.0☆88Updated last week
- Setup scripts and files needed to compile CoreMark on RISC-V☆65Updated 8 months ago
- OmniXtend cache coherence protocol☆79Updated 4 years ago
- Chisel Cheatsheet☆33Updated last year
- RISC-V Virtual Prototype☆41Updated 3 years ago
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- HW Design Collateral for Caliptra RoT IP☆85Updated this week
- Simple UVM environment for experimenting with Verilator.☆19Updated 2 months ago