habibaouinti / NPU_X_InterfaceView external linksLinks
Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.
☆34Sep 17, 2024Updated last year
Alternatives and similar repositories for NPU_X_Interface
Users that are interested in NPU_X_Interface are comparing it to the libraries listed below
Sorting:
- Tensor Processing Unit implementation in Verilog☆13Mar 18, 2025Updated 10 months ago
- Superscalar Out-of-Order NPU Design on FPGA☆11May 17, 2024Updated last year
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 9 months ago
- ☆16Jul 1, 2024Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Various low power labs using sky130☆13Sep 3, 2021Updated 4 years ago
- A small Neural Network Processor for Edge devices.☆16Nov 22, 2022Updated 3 years ago
- ☆14Apr 24, 2023Updated 2 years ago
- A heterogeneous accelerator-centric compute cluster☆33Feb 7, 2026Updated last week
- Open NPU is an open-source project dedicated to creating a flexible, extensible, and high-performance neural processing unit (NPU) archit…☆17Jun 20, 2024Updated last year
- An open source Verilog Based LeNet-1 Parallel CNNs Accelerator for FPGAs in Vivado 2017☆22May 20, 2019Updated 6 years ago
- RISC-V Rocket Chip Strap-on-Booster with Fused Universal Neural Network (FuNN) eNNgine☆21Mar 17, 2022Updated 3 years ago
- The official NaplesPU hardware code repository☆22Jul 27, 2019Updated 6 years ago
- Open-source Neural Processing Unit (NPU) from China ❤☆36Jan 29, 2025Updated last year
- Implementation of Sobel Filter in Verilog☆25Mar 10, 2017Updated 8 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆33May 26, 2024Updated last year
- ☆38Oct 21, 2025Updated 3 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆33Jun 22, 2024Updated last year
- PCIe System Verilog Verification Environment developed for PCIe course☆13Mar 26, 2024Updated last year
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 11 years ago
- ☆29Oct 4, 2017Updated 8 years ago
- Small-scale Tensor Processing Unit built on an FPGA☆218Aug 4, 2019Updated 6 years ago
- AI Chip project☆34Jul 14, 2021Updated 4 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 5 months ago
- AXI4 BFM in Verilog☆35Dec 13, 2016Updated 9 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆36Sep 30, 2019Updated 6 years ago
- # Ollama<=>Ollama Inference Cluster☆20Aug 8, 2025Updated 6 months ago
- Verilog Project☆20Aug 30, 2021Updated 4 years ago
- Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories.☆13Oct 31, 2021Updated 4 years ago
- MAC system with IEEE754 compatibility☆13Nov 22, 2023Updated 2 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆11Jan 8, 2022Updated 4 years ago
- Implementation of a Systolic Array based sorting engine on an FPGA using Verilog☆11May 11, 2017Updated 8 years ago
- Ultra High Performance AXI4-based Direct Memory Access (DMA) Controller. This project was an interview assignment. Work in Progress.☆13Oct 19, 2024Updated last year
- ☆11May 8, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago