habibaouinti / NPU_X_InterfaceLinks
Implementation of an NPU that can be integrated into a RISC- V core through X-Interface.
☆11Updated 10 months ago
Alternatives and similar repositories for NPU_X_Interface
Users that are interested in NPU_X_Interface are comparing it to the libraries listed below
Sorting:
- ☆14Updated 3 years ago
- Working 8x8 systolic array hardware implemented in Xilinx Vivado, operated and controlled in software using Xilinx Vitis☆7Updated last year
- ☆12Updated last year
- Systolic array based simple TPU for CNN on PYNQ-Z2☆34Updated 3 years ago
- Resource Utilization and Latency Estimation for ML on FPGA.☆14Updated this week
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆15Updated last year
- A linear array of PEs with RISC-V ISA targeting extreme high frequency on Xilinx ZYNQ Ultrascale+, specificially for applications such as…☆11Updated last year
- A collection of tutorials for the fpgaConvNet framework.☆42Updated 9 months ago
- This is a verilog implementation of 4x4 systolic array multiplier☆57Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- This work implements a dynamic programming algorithm for performing local sequence alignment. Through parallelism, it can run 136X times …☆26Updated 6 years ago
- LCAI-TIHU HW is an AI inference processor which is comprised of RISC-V cpu, nvdla, NoC bus, PCIe module, DDR, SRAM, bootROM, DMA and peri…☆40Updated 2 years ago
- Zynq-7000 DPU TRD☆45Updated 5 years ago
- ☆30Updated 8 months ago
- Neural Network accelerator powered by MVUs and RISC-V.☆13Updated 11 months ago
- An Open Workflow to Build Custom SoCs and run Deep Models at the Edge☆85Updated last month
- Open-Source HLS Examples for Microchip FPGAs☆45Updated this week
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆29Updated last year
- 16-bit Adder Multiplier hardware on Digilent Basys 3☆76Updated last year
- Hardware accelerator for convolutional neural networks☆47Updated 2 years ago
- A Reconfigurable Accelerator for Deep Convolutional Neural Networks Implemented by Chisel3.☆28Updated 4 years ago
- CNN-Accelerator based on FPGA developed by verilog HDL.☆48Updated 5 years ago
- Our project involves the design of an 8-bit microprocessor data-path including 8-byte dual port memory, ALU and barrel shifter using CMOS…☆14Updated 4 years ago
- System Verilog code describing a fully combinational binarized neural network.☆34Updated 7 years ago
- ☆65Updated 6 years ago
- OpenCL HLS based CNN Accelerator on Intel DE10 Nano FPGA.☆79Updated last year
- Chisel implementation of Neural Processing Unit for System on the Chip☆21Updated 2 months ago
- Systolic-array based Deep Learning Accelerator generator☆25Updated 4 years ago
- hardware design of universal NPU(CNN accelerator) for various convolution neural network☆129Updated 4 months ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆58Updated this week