Z-Core - A Lightweight RISC-V Processor (RV32IMZicsr)
☆15Sep 6, 2026Updated last week
Alternatives and similar repositories for Z-Core
Users that are interested in Z-Core are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Analysis tool to assess (HW/SW) system security against fault-injection attacks☆22Jul 21, 2026Updated last month
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Jun 26, 2026Updated 2 months ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Artifact Evaluation of "GhostCache: Timer- and Counter-Free Cache Attacks Exploiting Weak Coherence on RISC-V and ARM Chips" (CCS 2025)☆24Jul 19, 2025Updated last year
- Clock Fault Injector - Clock Glitching Attack with Chipwhisperer☆10Dec 26, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Extracts specified data from a VCD file into CSV form☆10Jan 10, 2020Updated 6 years ago
- ☆13Apr 25, 2025Updated last year
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Jun 26, 2020Updated 6 years ago
- RISC-V Worlds provides isolation in a hardware platform by constraining access to system physical addresses.☆15Aug 12, 2026Updated last month
- Oasis is a lightweight modular framework allowing to easily write, build and patch instrumentation modules for Bluetooth Low Energy (BLE)…☆21Dec 5, 2023Updated 2 years ago
- ☆18Dec 5, 2025Updated 9 months ago
- SystemVerilog file list pruner☆19Updated this week
- ☆19Dec 15, 2023Updated 2 years ago
- Secbench is an open-source framework for hardware security characterization☆24Jul 8, 2026Updated 2 months ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- embedded-systems-security-examples☆27Mar 26, 2022Updated 4 years ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆19Mar 26, 2026Updated 5 months ago
- Tutorial on how to run OP-TEE on the Raspberry Pi 5.☆25Nov 3, 2025Updated 10 months ago
- RISC-V Dual-Issue RV32I Core in SystemVerilog☆28Updated this week
- Fuzz everything! Now let's fuzz chip!☆46Jun 5, 2026Updated 3 months ago
- BLERP: BLE Re-Pairing Attacks and Defenses☆32Apr 3, 2026Updated 5 months ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆62Updated this week
- CVA6 softcore contest☆24Jul 8, 2026Updated 2 months ago
- PSA-ADAC SDC-600 Secure Debug Manager library for authenticated debug☆17Mar 18, 2025Updated last year
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A collection of debugging busses developed and presented at zipcpu.com☆45Jan 18, 2024Updated 2 years ago
- An intro to embedded systems for ML application developers☆28Jan 30, 2026Updated 7 months ago
- A modular platform to generate SoC with hardware vulnerabilities☆10Mar 3, 2024Updated 2 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- Building a Tiny GPU to understand AI hardware engineering☆70Jan 22, 2026Updated 7 months ago
- Example of an ELF parser to learn about the ELF format☆11Oct 6, 2024Updated last year
- Scapy hands-on☆36Nov 16, 2023Updated 2 years ago
- IOPMP IP☆26Jul 11, 2025Updated last year
- A training platform with different Scenarios of CTF Web Challenges☆25Apr 11, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Meeting materials☆26Sep 8, 2026Updated last week
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- ☆10Nov 8, 2019Updated 6 years ago
- Port of MIT's xv6 OS to 32 bit RISC V☆12Feb 12, 2023Updated 3 years ago
- SystemVerilog language-oriented exercises☆31Jun 30, 2026Updated 2 months ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆46Oct 27, 2022Updated 3 years ago
- Verification of an Asynchronous FIFO using UVM & SVA☆13Jun 26, 2025Updated last year