BlessedRebuS / RISCV-ROP-TestbedLinks
A testbed for RISCV vulnerable binaries that aims to produce meaningful fingerprints recognizable by a Control Flow integrity Machine Learning Algorithm.
☆14Updated last year
Alternatives and similar repositories for RISCV-ROP-Testbed
Users that are interested in RISCV-ROP-Testbed are comparing it to the libraries listed below
Sorting:
- Sistema tenuto su con lo scotch per registrare le lezioni unibo in automatico, nella speranza che teams non cambi troppo spesso l'inter…☆11Updated 3 years ago
- Secbench is an open-source framework for hardware security characterization☆21Updated 5 months ago
- ☆11Updated 6 months ago
- Appunti (incompleti), prove esame svolte e flashcard per studiare la teoria del corso Sistemi Operativi M della prof.ssa Anna Ciampolini …☆26Updated 8 months ago
- ☆11Updated 2 years ago
- Extracts specified data from a VCD file into CSV form☆10Updated 5 years ago
- Side-Channel Analysis Library☆102Updated 2 months ago
- A curated list of awesome side-channel attack resources☆97Updated 4 months ago
- ☆52Updated last year
- Applicazione per esercitarsi con i quiz del corso Ricerca Operativa M. Se ti è stata utile considera di lasciare una stellina alla repo! …☆85Updated last month
- Appunti di sicurezza dell'informazione (Ingegneria Informatica M - Alma Mater Studiorum, Università di Bologna)☆16Updated 3 years ago
- Calculate the AES-128 key schedule given any round key☆45Updated last year
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- Lobby System Template for a multiplayer java game, with chat and other features, using JavaFX and socket TCP (will be extended to UDP).☆18Updated last year
- SCAAML: Side Channel Attacks Assisted with Machine Learning☆175Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆13Updated last month
- ☆17Updated 3 years ago
- Many-Time Pad Interactive☆178Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆16Updated 4 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆36Updated 5 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆73Updated 2 weeks ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆30Updated 7 months ago
- Generatore di rumore scimmiesco in contesto di gare A/D☆11Updated 2 years ago
- A curated list of hardware-oriented CTF challenges.☆48Updated last year
- ☆23Updated 5 years ago
- Side Channels Analysis and Deep Learning☆223Updated 2 years ago
- Data Mining M app to make practice for the exam. Please ★ the repo 🙏☆11Updated 2 years ago
- Some writeups for some CTFs☆18Updated last year
- ☆16Updated 4 months ago
- This is a project in which side-channel attacks are researched and developed.☆51Updated 5 years ago