BlessedRebuS / RISCV-ROP-TestbedLinks
A testbed for RISCV vulnerable binaries that aims to produce meaningful fingerprints recognizable by a Control Flow integrity Machine Learning Algorithm.
☆15Updated last year
Alternatives and similar repositories for RISCV-ROP-Testbed
Users that are interested in RISCV-ROP-Testbed are comparing it to the libraries listed below
Sorting:
- Sistema tenuto su con lo scotch per registrare le lezioni unibo in automatico, nella speranza che teams non cambi troppo spesso l'inter…☆11Updated 3 years ago
- Appunti (incompleti), prove esame svolte e flashcard per studiare la teoria del corso Sistemi Operativi M della prof.ssa Anna Ciampolini …☆27Updated 9 months ago
- ☆11Updated 7 months ago
- Secbench is an open-source framework for hardware security characterization☆21Updated 5 months ago
- ☆11Updated 2 years ago
- ☆16Updated 5 months ago
- A curated list of awesome side-channel attack resources☆99Updated 3 weeks ago
- Appunti di sicurezza dell'informazione (Ingegneria Informatica M - Alma Mater Studiorum, Università di Bologna)☆16Updated 3 years ago
- Extracts specified data from a VCD file into CSV form☆10Updated 5 years ago
- Applicazione per esercitarsi con i quiz del corso Ricerca Operativa M. Se ti è stata utile considera di lasciare una stellina alla repo! …☆84Updated 3 weeks ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- ☆11Updated last year
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆13Updated 2 months ago
- Calculate the AES-128 key schedule given any round key☆46Updated last year
- ☆52Updated last year
- ☆61Updated 9 months ago
- Side-Channel Analysis Library☆104Updated 3 months ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)