Alternatives and similar repositories for RISCV-ROP-Testbed

Users that are interested in RISCV-ROP-Testbed are comparing it to the libraries listed below

• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆33Updated 10 months ago
• MATCHA-MIT / SHD-StarterCode
  Student Starter Code for Secure Hardware Design at MIT
  ☆87Updated last week
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆78Updated 2 months ago
• cispa / GhostWrite
  Proof-of-concept for the GhostWrite CPU bug.
  ☆118Updated last year
• socsecresearch / SoC_Vulnerability_Benchmarks
  ☆12Updated 9 months ago
• ESCristiano / BUSted
  BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect
  ☆11Updated last year
• vusec / inspectre-gadget
  InSpectre Gadget: in-depth inspection and exploitability analysis of Spectre disclosure gadgets
  ☆59Updated last month
• iamABH / awesome-hardware-ctf
  A curated list of hardware-oriented CTF challenges.
  ☆53Updated 2 weeks ago
• badramattack / badram
  ☆62Updated 11 months ago
• codexlynx / hardware-attacks-state-of-the-art
  Microarchitectural exploitation and other hardware attacks.
  ☆96Updated last year
• phonchi / awesome-side-channel-attack
  A curated list of awesome side-channel attack resources
  ☆104Updated 2 months ago
• 0xADE1A1DE / Mastik
  ☆119Updated 3 years ago
• HeroCTF / HeroCTF_v5
  Challenges of the HeroCTF v5 edition.
  ☆49Updated last year
• Fraunhofer-AISEC / archie
  ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…
  ☆33Updated last month
• comsec-group / inception
  Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.
  ☆41Updated last year
• TrustworthyComputing / csaw_esc_2023
  ☆16Updated 7 months ago
• ph0wn / writeups
  Write ups for Ph0wn CTF
  ☆48Updated 5 months ago
• vusec / slam
  Spectre based on Linear Address Masking
  ☆68Updated 2 years ago
• comsec-group / retbleed
  Arbitrary Speculative Code Execution with Return Instructions
  ☆176Updated 2 years ago
• IntelLabs / PreSiFuzz
  Pre-Silicon Hardware Fuzzing Toolkit
  ☆60Updated 5 months ago
• compsec-snu / tiktag
  TikTag: Breaking ARM's Memory Tagging Extension with Speculative Execution (IEEE S&P 2025)
  ☆85Updated last year
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆65Updated 8 months ago
• libdebug / libdebug
  A Python library to debug binary executables, your own way.
  ☆294Updated this week
• emproof-com / workshop_firmware_reverse_engineering
  Workshop on firmware reverse engineering
  ☆356Updated 4 months ago
• mahaloz / ctf-wiki-en
  A full English version of the popular ctf-wiki
  ☆109Updated last year
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆38Updated 5 years ago
• AZ-0 / Writeups
  Some writeups for some CTFs
  ☆18Updated last year
• itewqq / SGX-PTE-SPY
  A migration for the page table entry based side-channel attack agains SGX enclaves.
  ☆19Updated 11 months ago
• osirislab / CSAW-CTF-2023-Quals
  Challenge repository for the 2023 CSAW CTF Qualifiers
  ☆31Updated 2 years ago
• Nautilus-Institute / quals-2025
  Source code for the DEF CON 33 CTF Qualifiers.
  ☆57Updated 5 months ago