BlessedRebuS / RISCV-ROP-TestbedLinks
A testbed for RISCV vulnerable binaries that aims to produce meaningful fingerprints recognizable by a Control Flow integrity Machine Learning Algorithm.
☆11Updated last year
Alternatives and similar repositories for RISCV-ROP-Testbed
Users that are interested in RISCV-ROP-Testbed are comparing it to the libraries listed below
Sorting:
- Appunti (incompleti), prove esame svolte e flashcard per studiare la teoria del corso Sistemi Operativi M della prof.ssa Anna Ciampolini …☆24Updated 5 months ago
- ☆11Updated 2 years ago
- Secbench is an open-source framework for hardware security characterization☆18Updated last month
- ☆16Updated last month
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 4 months ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11Updated last year
- A curated list of awesome side-channel attack resources☆86Updated 3 weeks ago
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆13Updated last month
- Sistema tenuto su con lo scotch per registrare le lezioni unibo in automatico, nella speranza che teams non cambi troppo spesso l'inter…☆11Updated 3 years ago
- ☆58Updated 5 months ago
- Applicazione per esercitarsi con i quiz del corso Ricerca Operativa M. Se ti è stata utile considera di lasciare una stellina alla repo! …☆81Updated this week
- The top repository for the code accompanying our paper "Mind the Gap: Studying the Insecurity of Provably Secure Embedded Trusted Executi…☆14Updated 3 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 4 months ago
- ☆111Updated 2 years ago
- Appunti di Sistemi Distribuiti (Ingegneria Informatica M - Alma Mater Studiorum, Università di Bologna)☆9Updated 3 years ago
- Appunti di sicurezza dell'informazione (Ingegneria Informatica M - Alma Mater Studiorum, Università di Bologna)☆16Updated 3 years ago
- The first AVR32 impelmentation for QEMU☆37Updated last year
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆35Updated 5 years ago
- Scarica il file e mandami un writeup se riesci a risolvere la CTF :)☆23Updated 2 years ago
- A curated list of hardware-oriented CTF challenges.☆39Updated 10 months ago
- Side-Channel Analysis Library☆96Updated last month
- ☆17Updated 2 years ago
- ☆51Updated last year
- OpenMZ, a security kernel for RISC-V targeting secure coprocessors and secure embedded systems.☆14Updated 5 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 6 years ago
- Microarchitectural exploitation and other hardware attacks.☆93Updated last year
- A Python library to debug binary executables, your own way.☆252Updated this week
- Student Starter Code for Secure Hardware Design at MIT☆77Updated last year
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated last year
- The open-source component of Prime+Scope, published at CCS 2021☆34Updated 2 years ago