BlessedRebuS / RISCV-ROP-Testbed
A testbed for RISCV vulnerable binaries that aims to produce meaningful fingerprints recognizable by a Control Flow integrity Machine Learning Algorithm.
☆11Updated last year
Alternatives and similar repositories for RISCV-ROP-Testbed
Users that are interested in RISCV-ROP-Testbed are comparing it to the libraries listed below
Sorting:
- Appunti (incompleti), prove esame svolte e flashcard per studiare la teoria del corso Sistemi Operativi M della prof.ssa Anna Ciampolini …☆23Updated 2 months ago
- ☆11Updated last year
- Applicazione per esercitarsi con i quiz del corso Ricerca Operativa M. Se ti è stata utile considera di lasciare una stellina alla repo! …☆73Updated 3 months ago
- Sistema tenuto su con lo scotch per registrare le lezioni unibo in automatico, nella speranza che teams non cambi troppo spesso l'inter…☆11Updated 3 years ago
- Appunti di sicurezza dell'informazione (Ingegneria Informatica M - Alma Mater Studiorum, Università di Bologna)☆15Updated 3 years ago
- Data Mining M app to make practice for the exam. Please ★ the repo 🙏☆11Updated 2 years ago
- Appunti di Sistemi Distribuiti (Ingegneria Informatica M - Alma Mater Studiorum, Università di Bologna)☆9Updated 3 years ago
- Scarica il file e mandami un writeup se riesci a risolvere la CTF :)☆23Updated last year
- An Intrusion Prevention System for Attack-Defense CTFs☆44Updated 9 months ago
- Machine Learning models for IoT traffic malware detection. (Cybersecurity - Alma Mater Studiorum - University of Bologna)☆9Updated 2 years ago
- Software for the Tablut Students Competition☆25Updated last year
- PoC for the LazyFP vulnerability☆11Updated 2 years ago
- ☆12Updated 11 months ago
- ☆13Updated last year
- ☆16Updated 2 years ago
- Java-based artificial intelligence that plays Tablut using Ashton's rules☆28Updated 4 years ago
- ☆16Updated 11 months ago
- ☆51Updated 7 months ago
- Website for Research Artifacts from the Security Community☆18Updated 3 weeks ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆66Updated last month
- ☆15Updated 2 years ago
- Kubernetes-based Remote Laboratories☆115Updated last week
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆24Updated last year
- Shielded Enclaves for Cloud FPGAs☆15Updated 3 years ago
- CTF challenge solutions and writeups☆11Updated last year
- Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)☆15Updated 4 years ago
- Assured confidential execution (ACE) implements VM-based trusted execution environment (TEE) for RISC-V with focus on a formally verified…☆49Updated this week
- Open-source implementations of reference Physical True Random Number Generators (TRNG or PTRNG) based on ring oscillators.☆11Updated last month
- ☆16Updated 7 months ago
- Microarchitectural exploitation and other hardware attacks.☆90Updated last year