Alternatives and similar repositories for reload_refresh:

Users that are interested in reload_refresh are comparing it to the libraries listed below

• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 4 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆30Updated last year
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• PittECEArch / AdversarialPrefetch
  ☆19Updated 2 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 2 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆30Updated 4 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆45Updated 2 years ago
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆26Updated 4 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆44Updated 5 years ago
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆20Updated 4 years ago
• flowyroll / uarchsec
  ☆44Updated 6 years ago
• compsec-snu / specdoctor
  ☆23Updated 2 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆27Updated 2 years ago
• vusec / xlate
  Code to evaluate XLATE attacks as well existing cache attacks.
  ☆30Updated 6 years ago
• heartever / primeprobe
  prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave
  ☆15Updated 6 years ago
• zzrcxb / LLCFeasible
  Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆21Updated 4 months ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 5 months ago
• fanyao / branchspec
  Proof of concept code for the BranchSpec exploit.
  ☆9Updated 2 years ago
• vusec / tlbdr
  ☆18Updated 2 years ago
• eepalms / gem5-newcache
  New Cache implementation using Gem5
  ☆13Updated 10 years ago
• scy-phy / plumber
  Code for the CCS 2022 paper "Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels".
  ☆12Updated 2 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆21Updated 4 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated 2 weeks ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆59Updated 4 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆17Updated 4 years ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆56Updated 3 years ago
• efeslab / dolma
  ☆12Updated 4 years ago
• vul337 / cfi-eval
  ☆22Updated 4 years ago