greenlsi / reload_refresh

Related projects ⓘ

Alternatives and complementary repositories for reload_refresh

• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆27Updated last year
• PittECEArch / AdversarialPrefetch
  ☆18Updated 2 years ago
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆18Updated 4 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆28Updated 4 years ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆25Updated 2 years ago
• compsec-snu / specdoctor
  ☆19Updated last year
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• bu-icsg / PHMon
  This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).
  ☆25Updated 4 years ago
• Secure-AI-Systems-Group / Mastik
  GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/
  ☆35Updated 5 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆42Updated 5 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆42Updated 2 years ago
• zzrcxb / LLCFeasible
  Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆18Updated 3 weeks ago
• vul337 / cfi-eval
  ☆20Updated 4 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 3 years ago
• comparch-security / cpu-sec-bench
  Security Test Benchmark for Computer Architectures
  ☆20Updated this week
• vusec / tlbdr
  ☆17Updated 2 years ago
• vernamlab / CacheZoom
  ☆15Updated 7 years ago
• sam1013 / timberv-riscv-tools
  RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)
  ☆21Updated 5 years ago
• vusec / fpvi-scsb
  Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks
  ☆16Updated 3 years ago
• flowyroll / uarchsec
  ☆44Updated 5 years ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆22Updated 2 months ago
• mustakimur / COIN-Attacks
  COIN Attacks: on Insecurity of Enclave Untrusted Interfaces in SGX - ASPLOS 2020
  ☆26Updated last year
• HexHive / ShadowStack
  LLVM Implementation of different ShadowStack schemes for x86_64
  ☆37Updated 4 years ago
• mustakimur / OS-CFI
  Origin-sensitive Control Flow Integrity (OS-CFI) - USENIX Security 2019
  ☆37Updated 2 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆58Updated 4 years ago
• sectrs-acai / acai
  Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)
  ☆25Updated 11 months ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆54Updated 2 years ago