0xADE1A1DE / MastikView external linksLinks
☆119Nov 14, 2022Updated 3 years ago
Alternatives and similar repositories for Mastik
Users that are interested in Mastik are comparing it to the libraries listed below
Sorting:
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Sep 19, 2019Updated 6 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆37Jul 18, 2023Updated 2 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆34Mar 28, 2025Updated 10 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Aug 7, 2022Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Jun 10, 2020Updated 5 years ago
- Tool for testing and finding minimal eviction sets☆107May 6, 2021Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Aug 21, 2019Updated 6 years ago
- This repository contains several tools to perform Cache Template Attacks☆164Nov 11, 2025Updated 3 months ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- A flush-reload side channel attack implementation☆56Mar 26, 2022Updated 3 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆31Oct 4, 2022Updated 3 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Jun 25, 2019Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 4 years ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 7 months ago
- ☆197Jun 12, 2024Updated last year
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆19Nov 17, 2022Updated 3 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Nov 4, 2017Updated 8 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆80Nov 10, 2025Updated 3 months ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 5 years ago
- HW interface for memory caches☆28Apr 21, 2020Updated 5 years ago
- ☆21Jun 17, 2022Updated 3 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Sep 6, 2022Updated 3 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆33Aug 30, 2023Updated 2 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- This repository contains examples of Flush+Flush cache attacks☆169Oct 12, 2021Updated 4 years ago
- Microarchitectural exploitation and other hardware attacks.☆96Mar 25, 2024Updated last year
- ☆13Jun 22, 2019Updated 6 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 11 years ago
- A practical attack framework for precise enclave execution control☆471Jan 16, 2026Updated 3 weeks ago
- Website and PoC collection for transient execution attacks☆200Mar 9, 2024Updated last year
- [arXiv'18] Security Analysis of Deep Neural Networks Operating in the Presence of Cache Side-Channel Attacks☆20Feb 19, 2020Updated 5 years ago
- ☆17Jun 25, 2017Updated 8 years ago
- ☆16Jul 28, 2022Updated 3 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- ☆45Jul 19, 2023Updated 2 years ago
- Code repository for experiments in SpecROP paper☆13Sep 3, 2021Updated 4 years ago
- BUSted!!! Microarchitectural Side-Channel Attacks on the MCU Bus Interconnect☆11May 21, 2024Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Aug 25, 2021Updated 4 years ago