0xADE1A1DE / MastikLinks
☆117Updated 3 years ago
Alternatives and similar repositories for Mastik
Users that are interested in Mastik are comparing it to the libraries listed below
Sorting:
- The open-source component of Prime+Scope, published at CCS 2021☆36Updated 2 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆37Updated 5 years ago
- A flush-reload side channel attack implementation☆55Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 8 months ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆50Updated 6 years ago
- Tool for testing and finding minimal eviction sets☆107Updated 4 years ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- ☆20Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 5 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Updated 3 years ago
- Website and PoC collection for transient execution attacks☆193Updated last year
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆74Updated last month
- This repo tracks a compatible state of all sev step components and contains script to easily install everything required to setup a sev v…☆43Updated last year
- ☆27Updated 9 months ago
- ☆34Updated 3 years ago
- Reload+Refresh PoC☆16Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Updated 6 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- ☆20Updated 7 years ago
- ☆17Updated 3 years ago
- Protecting Accelerator Execution with Arm Confidential Computing Architecture (USENIX Security 2024)☆26Updated 2 years ago
- ☆17Updated 5 months ago
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆37Updated 3 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 7 years ago
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆30Updated 5 months ago