FxPiGaAo / Hacky-Racer

Related projects: ⓘ

• vusec / tlbdr
  ☆16Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆19Updated 3 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆60Updated 2 years ago
• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆26Updated last year
• 0xADE1A1DE / CacheFX
  ☆9Updated last year
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆25Updated last year
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆57Updated 4 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆40Updated 5 years ago
• compsec-snu / specdoctor
  ☆18Updated last year
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆13Updated 4 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆17Updated 4 years ago
• vernamlab / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆18Updated 4 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆11Updated 10 months ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 2 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆26Updated 4 years ago
• cwfletcher / oisa
  Data oblivious ISA prototyped on the RISC-V BOOM processor.
  ☆20Updated 2 years ago
• nagnagnet / PrimeProbe
  ☆18Updated 6 years ago
• proteus-core / prospect
  ProSpeCT: Provably Secure Speculation for the Constant-Time Policy.
  ☆14Updated 3 months ago
• PittECEArch / AdversarialPrefetch
  ☆17Updated 2 years ago
• vusec / fpvi-scsb
  Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks
  ☆15Updated 3 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 3 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆41Updated 2 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆27Updated 4 years ago
• TheNetAdmin / NVLeak
  NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]
  ☆16Updated last year
• zzrcxb / LLCFeasible
  Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆14Updated last month
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆95Updated 3 years ago
• flowyroll / uarchsec
  ☆43Updated 5 years ago
• 0xADE1A1DE / Mastik
  ☆86Updated last year
• efeslab / dolma
  ☆11Updated 3 years ago
• jasonyu1996 / elasticlave
  ☆21Updated last year