FxPiGaAo / Hacky-RacerLinks
☆17Updated 3 months ago
Alternatives and similar repositories for Hacky-Racer
Users that are interested in Hacky-Racer are comparing it to the libraries listed below
Sorting:
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- ☆18Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- ☆45Updated 6 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆34Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 5 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆26Updated 3 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆50Updated 6 years ago
- Reload+Refresh PoC☆15Updated 5 years ago
- ☆22Updated 4 years ago
- Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"☆17Updated 2 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆60Updated 5 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆26Updated 6 months ago
- HW interface for memory caches☆28Updated 5 years ago
- A flush-reload side channel attack implementation☆53Updated 3 years ago
- ☆95Updated last year
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆34Updated 3 years ago
- ☆23Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆71Updated 6 months ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆18Updated 2 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 4 years ago
- ☆115Updated 2 years ago