tiyashbasu / Cache_Side_Channel_Tester
Automated test generator to detectcache side channel leakages.
☆10Updated 5 years ago
Alternatives and similar repositories for Cache_Side_Channel_Tester:
Users that are interested in Cache_Side_Channel_Tester are comparing it to the libraries listed below
- Reload+Refresh PoC☆14Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆25Updated 4 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆35Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- ☆18Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated 4 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- ☆20Updated last year
- ☆22Updated 4 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- Tools for "Another Flip in the Wall"☆37Updated 6 years ago
- oo7, a binary analysis tool to defend against Spectre vulnerabilities☆32Updated 4 years ago
- HW interface for memory caches☆26Updated 4 years ago
- ☆16Updated 6 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- ☆44Updated 6 years ago
- A flush-reload side channel attack implementation☆43Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- Side-channel Analysis☆15Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- ☆21Updated 3 years ago
- ☆21Updated last year
- ☆13Updated 3 years ago
- ☆16Updated last year
- some tlb experimentation code: calculate L1, L2 miss penalties and show cross-HT interference.☆13Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- A port of the RIPE suite to RISC-V.☆29Updated 6 years ago
- ☆81Updated 2 years ago