tiyashbasu / Cache_Side_Channel_Tester
Automated test generator to detectcache side channel leakages.
☆10Updated 5 years ago
Related projects: ⓘ
- Reload+Refresh PoC☆13Updated 4 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆24Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated last year
- ☆12Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated this week
- The open-source component of Prime+Scope, published at CCS 2021☆26Updated last year
- ☆18Updated 6 years ago
- ☆20Updated 3 years ago
- Dynamic ControlFlow Graph and DataFlow Graph for Binary-based Optimization☆18Updated 7 years ago
- ☆18Updated 10 months ago
- ☆15Updated 6 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆45Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆52Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆18Updated last month
- A flush-reload side channel attack implementation☆41Updated 2 years ago
- Side-channel Analysis☆15Updated 2 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆35Updated 3 years ago
- The MIT Sanctum processor top-level project☆27Updated 4 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆41Updated last year
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆34Updated 5 years ago
- ☆16Updated 2 years ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆20Updated 2 years ago
- ☆23Updated 7 months ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆37Updated 4 years ago
- A POSIX Filesystem for Enclaves with a Mechanized Safety Proof☆16Updated 5 years ago
- HW interface for memory caches☆26Updated 4 years ago