tiyashbasu / Cache_Side_Channel_TesterLinks
Automated test generator to detectcache side channel leakages.
☆11Updated 6 years ago
Alternatives and similar repositories for Cache_Side_Channel_Tester
Users that are interested in Cache_Side_Channel_Tester are comparing it to the libraries listed below
Sorting:
- Reload+Refresh PoC☆15Updated 5 years ago
- ☆10Updated 4 years ago
- ☆87Updated 2 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆43Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago
- ☆22Updated 4 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆21Updated 6 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆26Updated 3 months ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- Opening Pandora's Box: A Systematic Study of New Ways Microarchitecture can Leak Private Data☆20Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated this week
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- ☆95Updated last year
- ☆45Updated 6 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆44Updated 5 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 3 years ago
- ☆14Updated 3 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆38Updated 5 years ago
- Hardware-assisted Data-flow Isolation☆27Updated 7 years ago
- A flush-reload side channel attack implementation☆53Updated 3 years ago
- ☆23Updated last year
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆41Updated 2 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Updated 7 years ago
- Adaptive Callsite-sensitive Control Flow Integrity - EuroS&P'19☆21Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆70Updated 6 months ago
- Data oblivious ISA prototyped on the RISC-V BOOM processor.☆22Updated 3 years ago
- ☆20Updated 7 years ago
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Updated 7 years ago
- Automatic detection of speculative information flows☆68Updated 4 years ago