HW interface for memory caches
☆28Apr 21, 2020Updated 6 years ago
Alternatives and similar repositories for cachequery
Users that are interested in cachequery are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Tool for inferring cache replacement policies with automata learning. Uses LearnLib and Sketch.☆16Apr 21, 2020Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- Tool for testing and finding minimal eviction sets☆109May 6, 2021Updated 5 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆38Jul 18, 2023Updated 3 years ago
- ☆14May 26, 2022Updated 4 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- reverse engineering branch predictors☆18Feb 28, 2016Updated 10 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆30Oct 4, 2022Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆65Aug 7, 2022Updated 3 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- ☆20Aug 3, 2018Updated 7 years ago
- ☆16Mar 18, 2025Updated last year
- ☆22Jun 17, 2022Updated 4 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆40May 20, 2019Updated 7 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆62Apr 27, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆14Feb 18, 2021Updated 5 years ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- ☆124Nov 14, 2022Updated 3 years ago
- Artifacts for our ShowTime paper (AsiaCCS '23), including distinguishing cache hits and misses with the human eye.☆14Jul 21, 2023Updated 3 years ago
- Source code for the cycle-level simulator and RTL implementation of BlockHammer proposed in our HPCA 2021 paper: Yaglikci et. al., "Block…☆18Jun 17, 2022Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated last year
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- Proof-of-concept code for the SMoTherSpectre exploit.☆76Nov 12, 2019Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- MACTA: A Multi-agent Reinforcement Learning Approach for Cache Timing Attacks and Detection☆47Apr 25, 2023Updated 3 years ago
- A tool for running small microbenchmarks on recent Intel and AMD x86 CPUs.☆526Mar 29, 2026Updated 3 months ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Dec 6, 2018Updated 7 years ago
- Automated test generator to detectcache side channel leakages.☆12Jul 1, 2019Updated 7 years ago
- ☆20Jan 20, 2022Updated 4 years ago
- ☆44Jul 19, 2023Updated 3 years ago
- XML representation of the x86 instruction set☆30Feb 15, 2026Updated 5 months ago
- CacheDirector - Sending Packets to the Right Slice by Exploiting Intel Last-Level Cache Addressing☆11Apr 29, 2019Updated 7 years ago
- [MICRO'20] LENS: A Low-level NVRAM Profiler [USENIX Security'23] NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems☆14Jul 8, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Trigger the rowhammer bug on ARMv8☆35Apr 14, 2019Updated 7 years ago
- ☆18Sep 4, 2023Updated 2 years ago
- Performance Counter Measurements at the cycle granularity☆19Jul 9, 2021Updated 5 years ago
- This tool set can generate required capabilities for binaries. A system call to capability mapping is used to assign capability to the bi…☆14Oct 26, 2022Updated 3 years ago
- ☆11Nov 14, 2022Updated 3 years ago
- SystemVerilog overhaul of ESP L2 and LLC caches with directory based protocol☆19Feb 27, 2025Updated last year
- ☆201Jun 12, 2024Updated 2 years ago