☆20Aug 3, 2018Updated 7 years ago
Alternatives and similar repositories for PrimeProbe
Users that are interested in PrimeProbe are comparing it to the libraries listed below
Sorting:
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆53Jun 25, 2019Updated 6 years ago
- Tool for testing and finding minimal eviction sets☆108May 6, 2021Updated 4 years ago
- Code for experiments referenced in the Usenix Security 2017 paper "Strong and Efficient Cache Side-Channel Protection using Hardware Tran…☆14Sep 8, 2022Updated 3 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Apr 27, 2020Updated 5 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Feb 18, 2021Updated 5 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Jun 10, 2020Updated 5 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆15Mar 29, 2021Updated 4 years ago
- ☆13May 26, 2022Updated 3 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Aug 17, 2018Updated 7 years ago
- New Cache implementation using Gem5☆13Apr 2, 2014Updated 11 years ago
- This repository contains some tools to monitor the UNC_CBO_CACHE_LOOKUP event of the C-Boxes.☆12Oct 11, 2017Updated 8 years ago
- Pythia is a set of RDMA-based remote side-channel attacks. USENIX Security 2019.☆30Oct 24, 2020Updated 5 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆28Jun 25, 2025Updated 8 months ago
- Hardware performance counter tool for Windows OS☆17Sep 4, 2018Updated 7 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Dec 6, 2018Updated 7 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆57Aug 21, 2019Updated 6 years ago
- ☆16Mar 18, 2025Updated 11 months ago
- MIRAGE (USENIX Security 2021)☆14Nov 8, 2023Updated 2 years ago
- ☆17Jun 25, 2017Updated 8 years ago
- CleanupSpec (MICRO-2019)☆16Oct 22, 2020Updated 5 years ago
- NVLeak: Off-Chip Side-Channel Attacks via Non-Volatile Memory Systems [USENIX Security '23]☆19Nov 17, 2022Updated 3 years ago
- An emulation of RDMA(remote direct memory access) library☆13Jul 2, 2015Updated 10 years ago
- Research code to perform AES timing attacks circa 2006☆15Feb 13, 2014Updated 12 years ago
- Reload+Refresh PoC☆16Feb 26, 2020Updated 6 years ago
- A Tool for the Static Analysis of Cache Side Channels☆42Mar 5, 2017Updated 8 years ago
- ☆119Nov 14, 2022Updated 3 years ago
- ☆21Jun 17, 2022Updated 3 years ago
- First practical showcase for leaking secret encryption keys from a secure SGX enclave.☆20Mar 21, 2017Updated 8 years ago
- Proof of Concept of exploit against Spectre Variant 2 Vulnerability☆23May 23, 2020Updated 5 years ago
- This repository contains examples of Flush+Flush cache attacks☆170Oct 12, 2021Updated 4 years ago
- Commodity Obfuscation Engine for Intel SGX☆20Jul 21, 2019Updated 6 years ago
- ☆48Dec 19, 2018Updated 7 years ago
- A library and an application to provide migratable primitives for SGX enclaves.☆22Feb 28, 2020Updated 6 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆32Jul 2, 2025Updated 8 months ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Aug 7, 2022Updated 3 years ago
- Red teaming cheatsheet for Windows Active Directory environments, featuring a meticulously curated cheatsheet that transcends traditional…☆12Feb 5, 2025Updated last year
- This repository contains several tools to perform Cache Template Attacks☆165Nov 11, 2025Updated 3 months ago
- A flush-reload side channel attack implementation☆56Mar 26, 2022Updated 3 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Nov 4, 2017Updated 8 years ago