nagnagnet / PrimeProbeLinks
☆20Updated 7 years ago
Alternatives and similar repositories for PrimeProbe
Users that are interested in PrimeProbe are comparing it to the libraries listed below
Sorting:
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆38Updated 5 years ago
- Tool for testing and finding minimal eviction sets☆107Updated 4 years ago
- ☆47Updated 7 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- Reload+Refresh PoC☆16Updated 5 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆52Updated 6 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆31Updated 7 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆58Updated 6 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- A flush-reload side channel attack implementation☆55Updated 3 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆46Updated 4 years ago
- Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution☆34Updated 7 years ago
- Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆33Updated 9 months ago
- This repository contains several tools to perform Cache Template Attacks☆164Updated 2 months ago
- ☆101Updated last year
- ☆16Updated 8 years ago
- RISC-V Tools (GNU Toolchain, ISA Simulator, Tests)☆23Updated 6 years ago
- Tutorial: Uncovering and mitigating side-channel leakage in Intel SGX enclaves☆54Updated 10 months ago
- ☆119Updated 3 years ago
- [UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack☆63Updated 8 years ago
- Compiler-based tool that protects Intel SGX applications against controlled-channel attacks☆27Updated 8 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆61Updated 5 years ago
- LLVM Implementation of different ShadowStack schemes for x86_64☆39Updated 5 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆42Updated 6 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆36Updated 2 years ago
- Security Test Benchmark for Computer Architectures☆21Updated 3 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆20Updated 5 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆31Updated 6 months ago
- HW interface for memory caches☆28Updated 5 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆65Updated 7 months ago