pierreay / reproduce-spectre-gem5
Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"
☆10Updated last year
Related projects: ⓘ
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆26Updated last year
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆27Updated 4 years ago
- ☆18Updated last year
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆45Updated 5 years ago
- Reload+Refresh PoC☆13Updated 4 years ago
- Tool for testing and finding minimal eviction sets☆95Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- A flush-reload side channel attack implementation☆41Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 2 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆40Updated 5 years ago
- ☆17Updated 2 years ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆10Updated 5 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆34Updated 5 years ago
- ☆71Updated 3 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated last year
- ☆16Updated 2 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆51Updated last month
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆15Updated 3 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆24Updated 4 years ago
- ☆35Updated last year
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆52Updated 2 years ago
- A port of the RIPE suite to RISC-V.☆28Updated 5 years ago
- ☆18Updated 6 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 5 years ago
- ☆86Updated last year
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆57Updated 4 years ago