pierreay / reproduce-spectre-gem5Links
Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"
☆17Updated 2 years ago
Alternatives and similar repositories for reproduce-spectre-gem5
Users that are interested in reproduce-spectre-gem5 are comparing it to the libraries listed below
Sorting:
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆34Updated 2 years ago
- ☆18Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 3 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆20Updated 4 years ago
- A flush-reload side channel attack implementation☆52Updated 3 years ago
- Tool for testing and finding minimal eviction sets☆105Updated 4 years ago
- Reload+Refresh PoC☆15Updated 5 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆35Updated 5 years ago
- ☆39Updated 2 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆55Updated 6 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆51Updated 6 years ago
- The code in this project demonstrates 2 novel Spectre-V4 attacks, named as out-of-place Spectre-STL and Spectre-CTL, based on the Specula…☆22Updated last year
- ☆16Updated 2 months ago
- ☆45Updated 6 years ago
- This repository contains the hardware, software, and OS support for the Programmable Hardware Monitor (PHMon).☆26Updated 5 years ago
- ☆19Updated 3 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆59Updated 3 months ago
- The artifact for SecSMT paper -- Usenix Security 2022☆27Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆69Updated 5 months ago
- 64-bit port of the RIPE benchmark (buffer overflow attacks). RIPE was originally developed by John Wilander and Nick Nikiforakis and pres…☆22Updated 3 years ago
- ☆22Updated 4 years ago
- Website and PoC collection for transient execution attacks☆188Updated last year
- ☆93Updated last year
- LLVM Implementation of different ShadowStack schemes for x86_64☆38Updated 5 years ago
- HW interface for memory caches☆28Updated 5 years ago
- ☆115Updated 2 years ago
- ☆27Updated last year