pierreay / reproduce-spectre-gem5
Repository of the paper "Reproducing Spectre Attack with gem5, How To Do It Right?"
☆15Updated last year
Alternatives and similar repositories for reproduce-spectre-gem5:
Users that are interested in reproduce-spectre-gem5 are comparing it to the libraries listed below
- The open-source component of Prime+Scope, published at CCS 2021☆29Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆19Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- ☆18Updated 2 years ago
- Reload+Refresh PoC☆14Updated 4 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆55Updated 3 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆30Updated 4 years ago
- Tool for testing and finding minimal eviction sets☆96Updated 3 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 6 years ago
- Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…☆43Updated 5 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- A flush-reload side channel attack implementation☆43Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆56Updated 5 months ago
- Implementation of flush + reload attack to extract private key from the GnuPG implementation of RSA.☆10Updated 5 years ago
- Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)☆19Updated 3 months ago
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- ☆23Updated 11 months ago
- ☆18Updated 2 years ago
- ☆13Updated 2 years ago
- ☆34Updated last year
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- ☆44Updated 6 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆59Updated 4 years ago
- ☆22Updated 4 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- ☆18Updated 6 years ago