Alternatives and similar repositories for NVLeak

Users that are interested in NVLeak are comparing it to the libraries listed below

• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆21Updated 4 years ago
• mjyan0720 / InvisiSpec-1.0
  Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.
  ☆60Updated 5 years ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆30Updated 3 years ago
• gururaj-s / mirage
  MIRAGE (USENIX Security 2021)
  ☆14Updated 2 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆50Updated 6 years ago
• gururaj-s / cleanupspec
  CleanupSpec (MICRO-2019)
  ☆16Updated 5 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆20Updated 5 years ago
• eepalms / gem5-newcache
  New Cache implementation using Gem5
  ☆13Updated 11 years ago
• vusec / tlbdr
  ☆17Updated 3 years ago
• PittECEArch / AdversarialPrefetch
  ☆20Updated 3 years ago
• MATCHA-MIT / Pensieve
  This repository provides Pensieve, a security evaluation framework for microarchitectural defenses against speculative execution attacks.
  ☆24Updated last year
• cwfletcher / stt
  ☆35Updated 4 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆30Updated 4 months ago
• CSL-KU / SpectreGuard
  Data-centric defense mechanism against Spectre attacks. (DAC'19)
  ☆11Updated 6 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆16Updated 5 years ago
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• 0x161e-swei / covert-channel-101
  ☆12Updated 6 years ago
• renxida / iseedeaduops-poc
  Proof-of-concept for I See Dead Micro-Ops transient execution attack
  ☆14Updated 4 years ago
• 0x5ec1ab / gpu-tlb
  ☆73Updated 7 months ago
• efeslab / dolma
  ☆13Updated 4 years ago
• compsec-snu / specdoctor
  ☆25Updated 2 years ago
• FxPiGaAo / Hacky-Racer
  ☆17Updated 4 months ago
• comparch-security / cache-model
  A behavioural cache model for analysing the cache behaviour under side-channel attack.
  ☆27Updated 4 months ago
• TheNetAdmin / VANS
  VANS: A validated NVRAM simulator
  ☆26Updated 2 years ago
• stanford-mast / ShEF
  Shielded Enclaves for Cloud FPGAs
  ☆15Updated 4 years ago
• zzrcxb / LLCFeasible
  Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
  ☆30Updated 7 months ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆56Updated 6 years ago
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆36Updated 5 years ago
• connorimes / parsec-3.0
  PARSEC 3.0 benchmark suite
  ☆12Updated 7 years ago
• miaochenlu / arch_sec_papers
  ☆16Updated 8 months ago