zzrcxb / LLCFeasible
Open source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
☆21Updated 4 months ago
Alternatives and similar repositories for LLCFeasible:
Users that are interested in LLCFeasible are comparing it to the libraries listed below
- The open-source component of Prime+Scope, published at CCS 2021☆30Updated last year
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆61Updated 2 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 4 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆30Updated 4 years ago
- Reload+Refresh PoC☆14Updated 5 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆20Updated 3 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆21Updated 4 years ago
- Fuzzer that searches for vulnerabilities like Spectre and Meltdown in CPUs☆42Updated 2 years ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆56Updated 3 years ago
- ☆44Updated 6 years ago
- A flush-reload side channel attack implementation☆45Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆97Updated 3 years ago
- ☆18Updated 2 years ago
- A tool for detecting Spectre vulnerabilities through fuzzing☆37Updated 3 years ago
- ☆18Updated 6 years ago
- ☆23Updated last year
- Tool to Analyze Speculative Execution Attacks and Mitigations☆54Updated 3 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 6 years ago
- HW interface for memory caches☆26Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆20Updated 4 years ago
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆27Updated last year
- ☆99Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆60Updated 7 months ago
- Microscope: Enabling Microarchitectural Replay Attacks☆18Updated 4 years ago
- Automatic detection of speculative information flows☆67Updated 3 years ago
- Code for the CCS 2022 paper "Microarchitectural Leakage Templates and Their Application to Cache-Based Side Channels".☆12Updated 2 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 3 years ago
- ☆19Updated 2 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆49Updated 5 years ago