zzrcxb / LLCFeasibleLinks
Open-source release of "Last-Level Cache Side-Channel Attacks Are Feasible in the Modern Public Cloud" (ASPLOS '24)
☆33Updated 8 months ago
Alternatives and similar repositories for LLCFeasible
Users that are interested in LLCFeasible are comparing it to the libraries listed below
Sorting:
- The open-source component of Prime+Scope, published at CCS 2021☆36Updated 2 years ago
- Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)☆74Updated last month
- ☆119Updated 3 years ago
- Tool for testing and finding minimal eviction sets☆107Updated 4 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆62Updated 3 years ago
- Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"☆30Updated 5 months ago
- Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)☆64Updated 6 months ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆37Updated 5 years ago
- Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)☆25Updated last year
- ☆17Updated 3 years ago
- ☆100Updated last year
- A tool for detecting Spectre vulnerabilities through fuzzing☆45Updated 4 years ago
- A flush-reload side channel attack implementation☆55Updated 3 years ago
- Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"☆37Updated 3 years ago
- Constantine is a compiler-based system to automatically harden programs against microarchitectural side channels☆82Updated last month
- HW interface for memory caches☆28Updated 5 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆23Updated 5 years ago
- ☆16Updated 3 years ago
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆22Updated 4 years ago
- Proof-of-concept for I See Dead Micro-Ops transient execution attack☆14Updated 4 years ago
- Using Data Memory-Dependent Prefetchers to Leak Data at Rest☆38Updated 3 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆58Updated 6 years ago
- Artifact evaluation of paper: MorFuzz: Fuzzing Processor via Runtime Instruction Morphing enhanced Synchronizable Co-simulation☆47Updated 8 months ago
- Revizor - Hardware fuzzing for the age of speculation☆168Updated last week
- Proof-of-concept implementation for the paper "CacheWarp: Software-based Fault Injection using Selective State Reset" (USENIX Security 20…☆63Updated last year
- Medusa Repository: Transynther tool and Medusa Attack☆19Updated 5 years ago
- ☆20Updated 7 years ago
- ☆47Updated 7 years ago
- ARCHIE is a QEMU-based architecture-independent fault evaluation tool, that is able to simulate transient and permanent instruction and d…☆26Updated last month
- Proof-of-concept implementation for the paper "Efficient and Generic Microarchitectural Hash-Function Recovery" (IEEE S&P 2024)☆30Updated 2 years ago