Alternatives and similar repositories for LLCFeasible

Users that are interested in LLCFeasible are comparing it to the libraries listed below

• KULeuven-COSIC / PRIME-SCOPE
  The open-source component of Prime+Scope, published at CCS 2021
  ☆34Updated 2 years ago
• libtea / frameworks
  Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser
  ☆61Updated 3 years ago
• cgvwzq / evsets
  Tool for testing and finding minimal eviction sets
  ☆104Updated 4 years ago
• 0xADE1A1DE / Mastik
  ☆111Updated 2 years ago
• gururaj-s / streamline
  Streamline Covert Channel Attack (presented in ASPLOS'21)
  ☆20Updated 4 years ago
• FPSG-UIUC / Peek-a-Walk
  Proof-of-concept code for the IEEE S&P 2025 paper "Peek-a-Walk: Leaking Secrets via Page Walk Side Channels"
  ☆24Updated last month
• Miro-H / CacheSC
  Library for Prime+Probe cache side-channel attacks on L1 and L2
  ☆35Updated 5 years ago
• flowyroll / uarchsec
  ☆45Updated 6 years ago
• cispa / Security-RISC
  Proof-of-concept implementation for the paper "A Security RISC: Microarchitectural Attacks on Hardware RISC-V CPUs" (IEEE S&P 2023)
  ☆69Updated 5 months ago
• cispa / osiris
  Proof-of-concept implementation for the paper "Osiris: Automated Discovery of Microarchitectural Side Channels" (USENIX Security'21)
  ☆59Updated 2 months ago
• OleksiiOleksenko / SpecFuzz
  A tool for detecting Spectre vulnerabilities through fuzzing
  ☆43Updated 3 years ago
• compsec-snu / difuzz-rtl
  ☆93Updated last year
• nagnagnet / PrimeProbe
  ☆20Updated 7 years ago
• nepoche / Flush-Reload
  A flush-reload side channel attack implementation
  ☆52Updated 3 years ago
• yshalabi / covert-channel-tutorial
  Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementatio…
  ☆50Updated 6 years ago
• vusec / tlbdr
  ☆18Updated 3 years ago
• flowyroll / medusa
  Medusa Repository: Transynther tool and Medusa Attack
  ☆23Updated 5 years ago
• greenlsi / reload_refresh
  Reload+Refresh PoC
  ☆15Updated 5 years ago
• dskarlatos / MicroScope
  Microscope: Enabling Microarchitectural Replay Attacks
  ☆19Updated 5 years ago
• FxPiGaAo / Hacky-Racer
  ☆16Updated last month
• cgvwzq / cachequery
  HW interface for memory caches
  ☆28Updated 5 years ago
• ECLab-ITU / Cache-Side-Channel-Attacks
  This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.
  ☆54Updated 6 years ago
• ahoi-attacks / WeSee
  Using Malicious #VC Interrupts to Break AMD SEV-SNP (IEEE S&P 2024)
  ☆24Updated last year
• isec-tugraz / transientfail
  Website and PoC collection for transient execution attacks
  ☆187Updated last year
• cispa / BranchDifferent
  Implementation for the DIMVA'22 paper "Branch Different - Spectre Attacks on Apple Silicon"
  ☆33Updated 3 years ago
• isec-tugraz / halfdouble
  ☆16Updated 3 years ago
• microsoft / sca-fuzzer
  Revizor - a fuzzer to search for microarchitectural leaks in CPUs
  ☆162Updated 3 weeks ago
• mktrm / SecSMT_Artifact
  The artifact for SecSMT paper -- Usenix Security 2022
  ☆27Updated 2 years ago
• amdprefetch / amd-prefetch-attacks
  ☆26Updated last year
• PittECEArch / AdversarialPrefetch
  ☆19Updated 3 years ago