yshalabi / covert-channel-tutorial
Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementations based on Flush+Reload and Prime+Probe (L1, LLC) side-channels. Also, some tools and libraries.
☆42Updated 5 years ago
Related projects ⓘ
Alternatives and complementary repositories for covert-channel-tutorial
- Streamline Covert Channel Attack (presented in ASPLOS'21)☆19Updated 3 years ago
- Microarchitectural attack development frameworks for prototyping attacks in native code (C, C++, ASM) and in the browser☆60Updated 2 years ago
- The artifact for SecSMT paper -- Usenix Security 2022☆25Updated 2 years ago
- The open-source component of Prime+Scope, published at CCS 2021☆27Updated last year
- Proof of concept code for the BranchSpec exploit.☆9Updated 2 years ago
- Library for Prime+Probe cache side-channel attacks on L1 and L2☆27Updated 4 years ago
- Medusa Repository: Transynther tool and Medusa Attack☆18Updated 4 years ago
- Reload+Refresh PoC☆13Updated 4 years ago
- ☆18Updated 6 years ago
- Gem5 implementation of "InvisiSpec", a defense mechanism of speculative execution attacks on cache hierarchy.☆58Updated 4 years ago
- ☆19Updated last year
- Microscope: Enabling Microarchitectural Replay Attacks☆17Updated 4 years ago
- New Cache implementation using Gem5☆13Updated 10 years ago
- ☆9Updated 5 years ago
- ☆18Updated 2 years ago
- Code to evaluate XLATE attacks as well existing cache attacks.☆29Updated 6 years ago
- ☆44Updated 5 years ago
- ☆93Updated 2 years ago
- ☆34Updated 3 years ago
- ☆17Updated 2 years ago
- Tool for testing and finding minimal eviction sets☆95Updated 3 years ago
- GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/☆35Updated 5 years ago
- prime+probe code targeting a given physical address on libgcrypt run in an SGX enclave☆15Updated 5 years ago
- This repository contains source code and experimental data of multiple cache side-channel attacks on Intel x86 architecture.☆48Updated 5 years ago
- CleanupSpec (MICRO-2019)☆17Updated 4 years ago
- Rage Against The Machine Clear: A Systematic Analysis of Machine Clears and Their Implications for Transient Execution Attacks☆15Updated 3 years ago
- Security Test Benchmark for Computer Architectures☆20Updated this week
- Data-centric defense mechanism against Spectre attacks. (DAC'19)☆11Updated 5 years ago
- HW interface for memory caches☆26Updated 4 years ago
- A behavioural cache model for analysing the cache behaviour under side-channel attack.☆22Updated last month