mstump / verilog-vga-controller
A very simple VGA controller written in verilog
☆24Updated 12 years ago
Alternatives and similar repositories for verilog-vga-controller:
Users that are interested in verilog-vga-controller are comparing it to the libraries listed below
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆77Updated 4 years ago
- APB Logic☆13Updated last month
- A RISC-V processor☆13Updated 6 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆25Updated 3 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆15Updated last year
- Wishbone interconnect utilities☆38Updated 8 months ago
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- Implementation of RISC-V RV32IM. Simple in-order 3-stage pipeline. Low resources (e.g., FPGA softcore).☆33Updated 8 years ago
- An Example implementation of Open Source Graphics Accelerator, (A fixed point, fixed function pipeline GPU)☆72Updated 12 years ago
- DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port. VGA/HDMI multiwindow vi…☆72Updated 9 months ago
- USB Full Speed PHY☆39Updated 4 years ago
- System on Chip with RISCV-32 / RISCV-64 / RISCV-128☆21Updated last month
- ☆14Updated 7 years ago
- OpenGL-like graphics pipeline on a Xilinx FPGA☆31Updated 14 years ago
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- Experiments with fixed function renderers and Chisel HDL☆59Updated 5 years ago
- A 32 bit RISCV Based SOC with QSpi , Uart and 8 bit SDRAM Controller tagetted to efebless shuttle program☆17Updated last year
- Verilog Modules and Python Scripts for Creating IP Core Build Directories☆29Updated last year
- Portable HyperRAM controller☆51Updated last month
- ☆14Updated 4 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆73Updated 4 years ago
- FPGA implementation of the 8051 Microcontroller (Verilog)☆47Updated 10 years ago
- SPIR-V fragment shader GPU core based on RISC-V☆36Updated 3 years ago
- Generic AXI master stub☆19Updated 10 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆21Updated 5 years ago
- USB 1.1 Host and Function IP core☆20Updated 10 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆86Updated 4 years ago
- Minimal DVI / HDMI Framebuffer☆78Updated 4 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- Hamming ECC Encoder and Decoder to protect memories☆29Updated this week