mstump / verilog-vga-controllerLinks
A very simple VGA controller written in verilog
☆25Updated 13 years ago
Alternatives and similar repositories for verilog-vga-controller
Users that are interested in verilog-vga-controller are comparing it to the libraries listed below
Sorting:
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆65Updated 7 years ago
 - A RISC-V processor☆15Updated 6 years ago
 - JTAG Test Access Port (TAP)☆36Updated 11 years ago
 - A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
 - Featherweight RISC-V implementation☆53Updated 3 years ago
 - Universal Advanced JTAG Debug Interface☆16Updated last year
 - IRSIM switch-level simulator for digital circuits☆34Updated 6 months ago
 - This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆89Updated 5 years ago
 - Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
 - SoftCPU/SoC engine-V☆55Updated 7 months ago
 - simple hyperram controller☆12Updated 6 years ago
 - FPGA based microcomputer sandbox for software and RTL experimentation☆67Updated this week
 - Generic FPGA SDRAM controller, originally made for AS4C4M16SA☆80Updated 5 years ago
 - MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
 - Spen's Official OpenOCD Mirror☆50Updated 7 months ago
 - Wishbone to AXI bridge (VHDL)☆43Updated 6 years ago
 - Digital Circuit rendering engine☆39Updated 3 months ago
 - High speed C/C++ based behavioural VHDL/Verilog co-simulation memory model☆24Updated 3 months ago
 - ☆32Updated 2 years ago
 - Small SERV-based SoC primarily for OpenMPW tapeout☆48Updated 5 months ago
 - A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
 - Verilog HDL implementation of SDRAM controller and SDRAM model☆32Updated last year
 - Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆16Updated 2 years ago
 - Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
 - Another tiny RISC-V implementation☆59Updated 4 years ago
 - Atom Hardware IDE☆13Updated 4 years ago
 - Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
 - JTAG DPI module for OpenRISC simulation with Verilator☆17Updated 13 years ago
 - USB Full Speed PHY☆46Updated 5 years ago
 - 5-stage RISC-V CPU, originally developed for RISCBoy☆33Updated 2 years ago