A very simple VGA controller written in verilog
☆25Jun 1, 2012Updated 13 years ago
Alternatives and similar repositories for verilog-vga-controller
Users that are interested in verilog-vga-controller are comparing it to the libraries listed below
Sorting:
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 4 years ago
- ☆21Feb 20, 2026Updated 2 weeks ago
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆22Jun 26, 2023Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- Python Tool for UVM Testbench Generation☆55May 19, 2024Updated last year
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 4 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆64Aug 18, 2021Updated 4 years ago
- Making cocotb testbenches that bit easier☆37Updated this week
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 10 months ago
- Open Source AES☆31Oct 6, 2025Updated 5 months ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 4 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Verilog hardware abstraction library☆46Updated this week
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Feb 14, 2026Updated 3 weeks ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Feb 12, 2026Updated 3 weeks ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- ☆11Jul 4, 2016Updated 9 years ago
- A project implementing the CORDIC algorithm for computing cosines and sines using fixed-point decimals in Verilog code（使用定点小数在 verilog 代码…☆11Aug 19, 2023Updated 2 years ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- ☆40Jun 13, 2015Updated 10 years ago
- USB Full Speed PHY☆49May 3, 2020Updated 5 years ago
- https://codeberg.org/ccxvii/djvudec☆14Aug 13, 2025Updated 6 months ago
- A JNI interface to the pulseaudio library.☆31Sep 28, 2018Updated 7 years ago
- Examples of using Diderot☆11Sep 16, 2019Updated 6 years ago
- Draw emoji on USTC logo.☆10Sep 15, 2017Updated 8 years ago
- Fault Injection Automatic Test Equipment☆16Nov 22, 2021Updated 4 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 4 months ago
- Kicad 6 footprint and symbol libraries for the WeAct Studio Black Pill board (with staggered pin headers and ST-LINK support)☆13Jan 24, 2022Updated 4 years ago
- SystemVerilog file list pruner☆16Updated this week
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago