mstump / verilog-vga-controllerLinks
A very simple VGA controller written in verilog
☆25Updated 13 years ago
Alternatives and similar repositories for verilog-vga-controller
Users that are interested in verilog-vga-controller are comparing it to the libraries listed below
Sorting:
- Facilitates building open source tools for working with hardware description languages (HDLs)☆66Updated 6 years ago
- This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…☆91Updated 5 years ago
- The openMSP430 is a synthesizable 16bit microcontroller core written in Verilog.☆72Updated 7 years ago
- A RISC-V processor☆15Updated 7 years ago
- Featherweight RISC-V implementation☆53Updated 4 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago
- JTAG Test Access Port (TAP)☆37Updated 11 years ago
- Source code to accompany https://timetoexplore.net☆64Updated 5 years ago
- A small 32-bit implementation of the RISC-V architecture☆32Updated 5 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated last week
- IRSIM switch-level simulator for digital circuits☆35Updated 2 months ago
- Dual-issue RV64IM processor for fun & learning☆64Updated 2 years ago
- ☆139Updated 2 weeks ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- USB 1.1 Host and Function IP core☆24Updated 11 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆97Updated 5 years ago
- MIPSfpga+ allows loading programs via UART and has a switchable clock☆111Updated 6 years ago
- Spen's Official OpenOCD Mirror☆51Updated 10 months ago
- Portable HyperRAM controller☆62Updated last year
- KLayout technology files for ASAP7 FinFET educational process☆24Updated 2 years ago
- 3D graphics rendering system for FPGA, the project contains hardware rasterizer, software geometry engine, and application middleware.☆92Updated 5 years ago
- SoftCPU/SoC engine-V☆55Updated 10 months ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆71Updated 3 years ago
- Covered is a Verilog code coverage utility using VCD/LXT/FST dumpfiles (or VPI interface) and the design to generate line, toggle, memory…☆32Updated 7 years ago
- Small SERV-based SoC primarily for OpenMPW tapeout☆47Updated last month
- USB 2.0 FS Device controller IP core written in SystemVerilog☆39Updated 7 years ago
- Python library for operations with VCD and other digital wave files☆54Updated 2 months ago
- FPGA demo for Digilent NEXYS 4 board☆22Updated 6 years ago
- Re-coded Xilinx primitives for Verilator use☆51Updated 7 months ago