mstump / verilog-vga-controllerView external linksLinks
A very simple VGA controller written in verilog
☆25Jun 1, 2012Updated 13 years ago
Alternatives and similar repositories for verilog-vga-controller
Users that are interested in verilog-vga-controller are comparing it to the libraries listed below
Sorting:
- 📊 Tools collection (NumPy + Matplotlib based) to do spectral analysis and calculate the key performance parameters of an ADC☆23Jun 26, 2023Updated 2 years ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆54Dec 26, 2023Updated 2 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Feb 16, 2022Updated 3 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆63Aug 18, 2021Updated 4 years ago
- Making cocotb testbenches that bit easier☆37Oct 26, 2025Updated 3 months ago
- Лабораторные работы по ЦОС (python)☆10Apr 28, 2025Updated 9 months ago
- Linux下的设备管理器（支持硬件信息检测、设备驱动安装和硬件性能测试）☆10Oct 22, 2013Updated 12 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Language for simplifying parameterized RTL design☆12Nov 6, 2024Updated last year
- Verilog hardware abstraction library☆45Feb 4, 2026Updated last week
- A tool for modeling FSMs by VHDL or Verilog☆11Updated this week
- A mini development environment for developing and troubleshooting the Cypress PSoC Digital Filter Block☆11Mar 23, 2020Updated 5 years ago
- Example project for the BRS-100-GW1NR9 FPGA development board.☆14Updated this week
- Vim plugin for Bluespec SystemVerilog (BSV)☆11Nov 8, 2020Updated 5 years ago
- Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards☆47Updated this week
- FDTD 3D simulator that generates s-parameters from OFF geometry files using one or more GPUs☆15Jan 16, 2023Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Python implementation of a simple neural network, including AND, OR, and XOR demos.☆11Jun 13, 2019Updated 6 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- repo for CIS 371 Spring 2018☆15Apr 14, 2018Updated 7 years ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- ☆40Jun 13, 2015Updated 10 years ago
- USB Full Speed PHY☆48May 3, 2020Updated 5 years ago
- Resources from my class on computer architecture design☆10Apr 25, 2018Updated 7 years ago
- Top level for the November shuttle☆12Nov 20, 2021Updated 4 years ago
- Kicad 6 footprint and symbol libraries for the WeAct Studio Black Pill board (with staggered pin headers and ST-LINK support)☆12Jan 24, 2022Updated 4 years ago
- This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.☆12Sep 6, 2023Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- APB Timer Unit☆13Oct 30, 2025Updated 3 months ago
- Native C++ Library☆49May 23, 2015Updated 10 years ago
- Basic Pong you can extend with rotary, sound, vga generator and autopilot☆11Oct 26, 2021Updated 4 years ago
- SystemVerilog file list pruner☆16Updated this week
- A simple Makefile based project for WCH's CHV32V range of RISCV uControllers☆14Jun 22, 2025Updated 7 months ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- https://codeberg.org/ccxvii/djvudec☆14Aug 13, 2025Updated 6 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 8 months ago
- ☆11Nov 24, 2020Updated 5 years ago
- This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.☆13Aug 12, 2020Updated 5 years ago