lvgl / lv_port_xilinx_zedboard_vitisLinks
This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals
☆31Updated 2 years ago
Alternatives and similar repositories for lv_port_xilinx_zedboard_vitis
Users that are interested in lv_port_xilinx_zedboard_vitis are comparing it to the libraries listed below
Sorting:
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆77Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆91Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- AD7606 driver verilog☆44Updated 6 years ago
- Basic USB-CDC device core (Verilog)☆82Updated 4 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- Zynq-Feather brings the power of a Xilinx Zynq SoC (ARM + FPGA) into the compact Adafruit Feather form factor — enabling modular, high-pe…☆49Updated 4 years ago
- USB Full Speed PHY☆48Updated 5 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆112Updated last year
- VHDL Modules☆24Updated 10 years ago
- Design, Documentation, Schematic, Board, Code files for the FPGA Oscilloscope project using an Altera Cyclone III FPGA.☆117Updated 11 years ago
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- USB 2.0 Device IP Core☆72Updated 8 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- USB serial device (CDC-ACM)☆43Updated 5 years ago
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆79Updated 5 years ago
- This is xc7z020clg400 FPGA hardware core board design☆70Updated 2 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆34Updated 2 years ago
- Test code to talk from STM32 MCU over FSMC to SDRAM on ICE40 FPGA☆29Updated 9 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- RMII interface ethernet MAC Core for 10/100 MBit ethernet implementation with support CDC and AXI-Stream BUS without management and witho…☆12Updated 3 years ago
- PID controller☆24Updated 11 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆67Updated last year
- FTDI-based JTAG Programmer Circuit for FPGAs☆43Updated 6 months ago
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆71Updated 3 years ago