lvgl / lv_port_xilinx_zedboard_vitisLinks
This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals
☆26Updated last year
Alternatives and similar repositories for lv_port_xilinx_zedboard_vitis
Users that are interested in lv_port_xilinx_zedboard_vitis are comparing it to the libraries listed below
Sorting:
- USB Full Speed PHY☆44Updated 5 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆67Updated 3 years ago
- AD7606 driver verilog☆41Updated 6 years ago
- SPI-Flash XIP Interface (Verilog)☆38Updated 3 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- 基于Kintex-7 XC7K325T的高性能FPGA功能验证板☆19Updated 5 years ago
- This is xc7z020clg400 FPGA hardware core board design☆52Updated last year
- JESD204b modules in VHDL☆30Updated 6 years ago
- VHDL Modules☆24Updated 10 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆47Updated 4 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- Testbenches for HDL projects☆18Updated this week
- USB serial device (CDC-ACM)☆39Updated 4 years ago
- Open source zynq platform☆18Updated 7 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Simple mono FM Radio.☆48Updated 9 years ago
- tinyVision.ai Vision & Sensor FPGA System on Module☆45Updated 4 years ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- I2C Slave Interface (Vhdl)☆24Updated 3 years ago
- Basic USB 1.1 Host Controller for small FPGAs☆90Updated 5 years ago
- Colorspace conversion, gamma correction, and more -- all integrated within a MIPI-to-HDMI pipeline in FPGA.☆30Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆114Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago
- PID controller☆20Updated 10 years ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆67Updated 2 years ago
- turbo 8051☆29Updated 7 years ago
- Delta Sigma DAC FPGA☆41Updated 4 months ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago