This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals
☆31Oct 12, 2023Updated 2 years ago
Alternatives and similar repositories for lv_port_xilinx_zedboard_vitis
Users that are interested in lv_port_xilinx_zedboard_vitis are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- STM32F3Discovery example Project with Meson Build System☆13Jan 24, 2018Updated 8 years ago
- libopencm3 c++ wrappers☆10Dec 25, 2020Updated 5 years ago
- Translate the source code of Veriog version to Spinalhdl version☆10Jul 1, 2021Updated 4 years ago
- PIC32MX Open-Source Toolchain☆10Feb 17, 2024Updated 2 years ago
- DVB-S2 LDPC Decoder☆30Jul 17, 2014Updated 11 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆10Dec 23, 2014Updated 11 years ago
- ☆17Apr 7, 2022Updated 4 years ago
- A LVGL porting for Cortex-M55 running on an Arm official FPGA prototyping development board called MPS3 (AN547), see Figure 1. It is also…☆20Oct 14, 2025Updated 8 months ago
- Xilinx 7-series FTDI-FPGA interface through JTAG with 125 us roundtrip latency☆20May 30, 2019Updated 7 years ago
- This is a multi-core processor specially designed for matrix multiplication using Verilog HDL.☆12Jan 8, 2022Updated 4 years ago
- Class for scoped protection against denormal numbers in pure C++☆10Jul 28, 2019Updated 6 years ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- An Inexpensive Vector Network Analyzer Project for the Walla Walla University Electronics II Class☆12Jun 10, 2019Updated 7 years ago
- ☆10May 14, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A more convenient cli shell base on FreeRTOS+CLI☆12Aug 19, 2022Updated 3 years ago
- A library to read and play back MIDI files☆30Aug 24, 2022Updated 3 years ago
- RCP over DDS C++ API☆13Jan 27, 2016Updated 10 years ago
- Store the openwifi FPGA img (.xsa .ltx) and the related git info☆18Aug 6, 2025Updated 10 months ago
- GIF library for LVGL☆37Jun 24, 2025Updated 11 months ago
- "Middleware" (infrastructure) for host-FPGA applications (e.g., accelerators)☆19Sep 26, 2024Updated last year
- Coarse Grained Reconfigurable Arrays with Chisel3☆11Jul 1, 2024Updated last year
- PineTime Watch Face Simulator with LVGL ported to WebAssembly☆12Sep 6, 2020Updated 5 years ago
- Branches contain some experiments. lkmc-* branches are for: https://github.com/cirosantilli/linux-kernel-module-cheat☆12Mar 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Radio Spectrum Viewer and Software Defined Radio in a cheap FPGA board☆21Apr 24, 2023Updated 3 years ago
- ☆21Aug 4, 2015Updated 10 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- Phased Array Radar☆13Aug 15, 2012Updated 13 years ago
- LTE Turbo Decoder using BCJR algorithm☆10Apr 8, 2018Updated 8 years ago
- rockchip rv1109 rv1126 firmware building☆22Oct 12, 2021Updated 4 years ago
- 2048 Game created via Verilog, loaded on an FPGA board and VGA monitor.☆12Mar 25, 2022Updated 4 years ago
- Embedded JavaScript engine for Mongoose OS☆24Dec 15, 2021Updated 4 years ago
- FPGA创新设计大赛全国二等奖，Multi-functional Game Console Based on RISC-V.(基于紫光FPGA的RSIC V多功能游戏机)☆11Aug 16, 2024Updated last year
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Oxocarbon port for Jetbrains IDE's☆13Nov 30, 2025Updated 6 months ago
- Latest firmware for antsdr E310 based on PlutoSDR☆17Aug 7, 2022Updated 3 years ago
- Yaffs (Yet Another Flash File System)☆50Jun 1, 2026Updated 2 weeks ago
- An rewrite of Think DSP: Digital Signal Processing in Python, by Allen B. Downey using Haskell☆10Nov 25, 2024Updated last year
- Accompanying repository for the DAFx24 paper "Interpolation Filters for Antiderivative Antialiasing"☆12Sep 5, 2024Updated last year
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆33Aug 31, 2020Updated 5 years ago
- RP2040 PIO-based PDM input to I2S output example☆15Sep 12, 2023Updated 2 years ago