lvgl / lv_port_xilinx_zedboard_vitisLinks
This repository contains a template AMP project for the Zedboard using VGA, FreeRTOS, LVGL and USB peripherals
☆29Updated 2 years ago
Alternatives and similar repositories for lv_port_xilinx_zedboard_vitis
Users that are interested in lv_port_xilinx_zedboard_vitis are comparing it to the libraries listed below
Sorting:
- AD7606 driver verilog☆45Updated 6 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆73Updated 3 years ago
- Audio controller (I2S, SPDIF, DAC)☆90Updated 6 years ago
- USB serial device (CDC-ACM)☆41Updated 5 years ago
- Simple mono FM Radio.☆49Updated 9 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆93Updated 4 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- This is xc7z020clg400 FPGA hardware core board design☆61Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆46Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- USB 2.0 Device IP Core☆71Updated 8 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆53Updated 4 years ago
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆58Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆123Updated 4 years ago
- Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S)☆28Updated 5 years ago
- This is BISS-C FPGA IP and It's Driver Repo☆32Updated last year
- Xilinx virtual cable server for generic FTDI 4232H.☆59Updated last year
- FPGA Technology Exchange Group相关文件管理☆53Updated 2 weeks ago
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆109Updated last year
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆76Updated 4 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- SPI master and SPI slave for FPGA written in VHDL☆180Updated 4 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆65Updated last year
- VHDL Modules☆24Updated 10 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- MIPI CSI-2 Camera Sensor Receiver V2 Verilog HDL implementation For any generic FPGA. Tested with IMX219 IMX477 on Lattice Crosslink NX w…☆58Updated 8 months ago
- VHDL code for using Xilnx LVDS lines for MIPI CSI-2 TX protocol. For educational purposes☆76Updated 2 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 5 years ago