Hello-FPGA / ZYNQ7020_Core_BoardLinks
This is xc7z020clg400 FPGA hardware core board design
☆53Updated last year
Alternatives and similar repositories for ZYNQ7020_Core_Board
Users that are interested in ZYNQ7020_Core_Board are comparing it to the libraries listed below
Sorting:
- Application software for Scopy MVP: FPGA PS, PL, and microcontroller firmware☆73Updated 4 years ago
- Wireless JTAG 'cable' for Xilinx FPGAs. This is an 'English fork' of https://github.com/ciniml/xvc-esp32 project.☆112Updated 3 years ago
- xilxin download tools☆52Updated 5 years ago
- FTDI EEPROM dumps for common JTAG FPGA programmers☆81Updated last year
- Simple mono FM Radio.☆48Updated 9 years ago
- Audio controller (I2S, SPDIF, DAC)☆85Updated 5 years ago
- Delta-sigma ADC,PDM audio FPGA Implementation☆71Updated 3 years ago
- fpga jtag hardware☆21Updated 2 years ago
- 用于xilinx平台的简易自制下载器。☆95Updated 4 years ago
- EBAZ4205 BOARD☆201Updated 2 years ago
- FPGA core boards / evaluation boards based on CDCTL hardware☆92Updated 3 years ago
- hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe☆15Updated 3 years ago
- a simple FPGA xdma demo based Memblaze☆16Updated 2 years ago
- Interfacing ZYNQ SoC device with ADC, Transferring data through DMA and LwIP☆48Updated 4 years ago
- USB 2.0 Device IP Core☆68Updated 7 years ago
- Basic USB-CDC device core (Verilog)☆80Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆45Updated 3 months ago
- ☆39Updated 4 years ago
- FPGA based 30ps RMS TDCs☆84Updated 7 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- FPGA Logic Analyzer and GUI☆134Updated 2 years ago
- 一个FPGA核心板设计,体积小、低成本、易用、扩展性强。☆84Updated last year
- Digilent JTAG clone hardware + eeprom firmware (.bin)☆63Updated 2 years ago
- ZYNQ7010-20 开源开发板,经济实惠好吃不贵☆158Updated 2 years ago
- 【例程】国产高云FPGA 开发板及其工程☆30Updated 9 months ago
- A far more light version anlogic-jtag cable with some enhanced functions.☆50Updated 10 months ago
- A module for TBT3☆35Updated last year
- Source code of MIPI DSI Bridge Published on https://www.circuitvalley.com☆107Updated last year
- 通用IO测试工程,用于捡垃圾测试IO。与BSDL需要对引脚输入不同,该工程只需要确定时钟输入,然后自动向每个IO发送指定字符串,因此只需要将串口接入任意IO查看输出即可☆11Updated this week
- Xilinx FPGA, ADC344X, AD9252, 14x 12x Serdes, LVDS☆50Updated 2 years ago