Awais-Asghar / Single-Cycle-RISC-V-Processor-Implemented-on-FPGAView on GitHub
Single-Cycle RISC-V Processor using SystemVerilog on a Nexys A7 (Artix-7) FPGA. Project includes complete datapath and control logic with instruction memory, data memory, ALU, immediate generator, and branch comparator. It supports the complete RV32I instruction set (R, I, S, B, U, J types).
17Jul 21, 2025Updated 8 months ago

Alternatives and similar repositories for Single-Cycle-RISC-V-Processor-Implemented-on-FPGA

Users that are interested in Single-Cycle-RISC-V-Processor-Implemented-on-FPGA are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.

Sorting:

Are these results useful?