使用verilog实现流水线 FFT
☆16Jul 1, 2024Updated 2 years ago
Alternatives and similar repositories for fft_verilog
Users that are interested in fft_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 基于FPGA的FFT算法并行优化☆13Mar 7, 2024Updated 2 years ago
- Pipelined FFT/IFFT 256 points processor☆10Jul 17, 2014Updated 12 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- rt-thread openamp☆14Dec 25, 2020Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- 基于RTT的SMTP客户端软件包，支持端口25,587,465☆12Apr 25, 2021Updated 5 years ago
- Read-only mirror of the official repo at git://sigrok.org/sigrok-dumps. Pull requests welcome. Please file bugreports at sigrok.org/bugzi…☆21Oct 7, 2024Updated last year
- ☆18Apr 27, 2026Updated 4 months ago
- ☆14Feb 26, 2020Updated 6 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆18Sep 29, 2024Updated last year
- ☆13Aug 2, 2023Updated 3 years ago
- Allwinner H6 mali fbdev userspace driver☆15Apr 11, 2018Updated 8 years ago
- 基于《操作系统真象还原》实现的64位（AMD64/x86_64）操作系统☆11Nov 11, 2024Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 【自用】阿里云 DDNS☆19Dec 7, 2018Updated 7 years ago
- Qt-Creator project to run LittlevGL PC Simulator for Windows☆17Feb 17, 2019Updated 7 years ago
- ☆12Jun 22, 2023Updated 3 years ago
- VISA header conversion and VISA session component for Lazarus☆10Sep 21, 2014Updated 11 years ago
- ESP8266 SPO2 and Pulse meter using MAX30102 sensor☆15Jun 5, 2020Updated 6 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆62Nov 22, 2023Updated 2 years ago
- 基于 RT-Thread 的 STM32H750VB RTTGameBoard(RGB) 开发板 BSP.☆19May 9, 2019Updated 7 years ago
- My personal set of KiCad component and module libraries☆11Apr 29, 2018Updated 8 years ago
- Board: PYNQ-Z2, Vitis version: 2022.1☆20Sep 2, 2024Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- The official project website of "Small Scale Data-Free Knowledge Distillation" (SSD-KD for short, published in CVPR 2024).☆22Jun 13, 2024Updated 2 years ago
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- Generic slave implementation of the 1-wire protocol in C☆13Mar 3, 2019Updated 7 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆44Nov 27, 2022Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆50Nov 6, 2021Updated 4 years ago
- ☆19Apr 22, 2024Updated 2 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- Code for ICML 2023 paper "Quantifying the Knowledge in GNNs for Reliable Distillation into MLPs"☆22Sep 24, 2025Updated 11 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Mutil-Operating Syste with RT-Thread☆20Dec 4, 2021Updated 4 years ago
- Flute 3.1 with CMake support☆16Jul 25, 2019Updated 7 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- ☆37May 29, 2021Updated 5 years ago
- Bit-banged MIPI RFFE control library developed for STM32 HAL platforms☆13May 3, 2019Updated 7 years ago
- c++的一些基础知识总结☆11Oct 28, 2020Updated 5 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆77Mar 16, 2026Updated 5 months ago