使用verilog实现流水线 FFT
☆16Jul 1, 2024Updated 2 years ago
Alternatives and similar repositories for fft_verilog
Users that are interested in fft_verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Generic AXI to AHB bridge☆18Jul 17, 2014Updated 12 years ago
- Official PyTorch Code for "Dynamic Temperature Knowledge Distillation"☆11Mar 28, 2025Updated last year
- Polar Decoder☆12Jan 19, 2023Updated 3 years ago
- Pipeline FFT Implementation in Verilog HDL☆173Apr 14, 2019Updated 7 years ago
- rt-thread openamp☆14Dec 25, 2020Updated 5 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- ☆11Nov 30, 2022Updated 3 years ago
- 黃鐘揚老師的"系統晶片驗證"作業與專題(SoCV)☆11Jan 18, 2024Updated 2 years ago
- Read-only mirror of the official repo at git://sigrok.org/sigrok-dumps. Pull requests welcome. Please file bugreports at sigrok.org/bugzi…☆21Oct 7, 2024Updated last year
- ☆18Apr 27, 2026Updated 3 months ago
- ☆14Feb 26, 2020Updated 6 years ago
- ☆13Aug 2, 2023Updated 3 years ago
- 基于《操作系统真象还原》实现的64位（AMD64/x86_64）操作系统☆11Nov 11, 2024Updated last year
- GPIB to USB converter☆11Jan 3, 2014Updated 12 years ago
- 【自用】阿里云 DDNS☆19Dec 7, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- 声纹确认☆10Mar 27, 2016Updated 10 years ago
- 物件導向-戴文凱☆13Jun 1, 2021Updated 5 years ago
- ☆12Jun 22, 2023Updated 3 years ago
- VISA header conversion and VISA session component for Lazarus☆10Sep 21, 2014Updated 11 years ago
- [TCAD'23] AccelTran: A Sparsity-Aware Accelerator for Transformers☆62Nov 22, 2023Updated 2 years ago
- 基于 RT-Thread 的 STM32H750VB RTTGameBoard(RGB) 开发板 BSP.☆19May 9, 2019Updated 7 years ago
- My personal set of KiCad component and module libraries☆11Apr 29, 2018Updated 8 years ago
- Freecores website☆19Dec 22, 2016Updated 9 years ago
- LPC (Low Pin Count) interface peripheral module in pure Verilog☆17Jan 15, 2024Updated 2 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- hardware project of a ltc2208 breakout board with simple 2 afe circuit selectalbe☆19Apr 14, 2022Updated 4 years ago
- The official project website of "Small Scale Data-Free Knowledge Distillation" (SSD-KD for short, published in CVPR 2024).☆22Jun 13, 2024Updated 2 years ago
- 基于FPGA的PCIe 板卡，支持 离散量输入输出、ARINC429协议☆18Dec 1, 2022Updated 3 years ago
- Generic slave implementation of the 1-wire protocol in C☆13Mar 3, 2019Updated 7 years ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆44Nov 27, 2022Updated 3 years ago
- Implement a bitonic sorting network on FPGA☆50Nov 6, 2021Updated 4 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- Code for ICML 2023 paper "Quantifying the Knowledge in GNNs for Reliable Distillation into MLPs"☆22Sep 24, 2025Updated 10 months ago
- Mutil-Operating Syste with RT-Thread☆20Dec 4, 2021Updated 4 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Flute 3.1 with CMake support☆16Jul 25, 2019Updated 7 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆51Jul 4, 2019Updated 7 years ago
- This is a simple Risc-v core for software simulation on FPGA.☆10Apr 9, 2022Updated 4 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆77Mar 16, 2026Updated 4 months ago
- Integrated Circuit Design Contest (ICDC) - 大學院校積體電路設計競賽☆25Apr 20, 2022Updated 4 years ago
- L1 Data, L1 Instruction and L2 Unified Cache Design☆16May 26, 2026Updated 2 months ago
- SystemVerilog for Verification A Guide to Learning the Testbench Language Features Third Edition中文翻译☆21Jan 10, 2022Updated 4 years ago