UESTC-ICSDLab / CortexM0_SoCLinks
电子科技大学示范性微电子学院微嵌课程配套代码
☆15Updated last month
Alternatives and similar repositories for CortexM0_SoC
Users that are interested in CortexM0_SoC are comparing it to the libraries listed below
Sorting:
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆93Updated last year
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- ☆74Updated 10 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated last month
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆90Updated 2 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- RTL Verilog library for various DSP modules☆94Updated 3 years ago
- FFT implement by verilog_测试验证已通过☆61Updated 9 years ago
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆159Updated 6 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆68Updated 5 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- Cortex M0 based SoC☆76Updated 4 years ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。☆202Updated 2 years ago
- Verilog based BCH encoder/decoder☆132Updated 3 years ago
- USB 2.0 Device IP Core☆74Updated 8 years ago
- Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline v…☆223Updated 2 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆60Updated 6 years ago
- ☆86Updated last week
- SPI Slave for FPGA in Verilog and VHDL☆220Updated last year
- An FPGA-based NFC (RFID) reader with a simple circuit rather than RFID chips. 用FPGA+分立器件电路搭建一个NFC(RFID)读卡器,不需要专门的RFID芯片。☆142Updated 2 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last year