UESTC-ICSDLab / CortexM0_SoCLinks
电子科技大学示范性微电子学院微嵌课程配套代码
☆15Updated last month
Alternatives and similar repositories for CortexM0_SoC
Users that are interested in CortexM0_SoC are comparing it to the libraries listed below
Sorting:
- 【例程】国产高云FPGA 开发板及其工程☆43Updated last year
- FPGA Technology Exchange Group相关文件管理☆67Updated last month
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显 示控制器☆91Updated last year
- Cortex_m0软核源码,可以在FPGA上直接跑,包含UART、定时器这些外设,可以用keil写用户代码。可以看看《Cortex-M0 全可编程SoC原理及实现》这本书☆26Updated 4 years ago
- Step by step tutorial for building CortexM0 SoC☆39Updated 3 years ago
- A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board☆34Updated 4 years ago
- The RTL desings for the AMBA APB3 Master and Generic Slave ( Memory Interface-able )☆17Updated last month
- ☆38Updated 10 years ago
- An FPGA-based GZIP (Deflate algorithm) compressor, which inputs raw data and outputs standard GZIP format (as known as .gz file format). …☆150Updated 2 years ago
- Verilog SPI master and slave☆62Updated 10 years ago
- Must-have verilog systemverilog modules☆37Updated 3 years ago
- Translated SpinalHDL-Doc(v1.7.2) into Chinese☆53Updated 2 years ago
- An FPGA-based LZMA compressor for generic data compression. 基于FPGA的LZMA压缩器,用于通用数据压缩。☆90Updated 2 years ago
- SPI-Flash XIP Interface (Verilog)☆48Updated 4 years ago
- SDRAM controller with AXI4 interface☆100Updated 6 years ago
- 使用 Vivado+PetaLinux 为 Xilinx Zynq7 搭建 Linux 系统 —— 以 Zedboard 为例☆119Updated last year
- A small test SoC for various soft-CPUs (Cortex-M0, RISC-V)☆34Updated 5 years ago
- The codes are used to generate the VerilogA code which can be directly used in the spectre simulation .The generated VerilogA code's fuct…☆56Updated last month
- FFT implement by verilog_测试验证已通过☆60Updated 9 years ago
- upgrade to e203 (a risc-v core)☆45Updated 5 years ago
- An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。☆38Updated last year
- Verilog implementation of SHA1/SHA224/SHA256/SHA384/SHA512. 使用Verilog实现的SHA1/SHA224/SHA256/SHA384/SHA512计算器。☆78Updated 2 years ago
- ☆74Updated 10 years ago
- Interface Protocol in Verilog☆51Updated 6 years ago
- An FPGA-based MPEG2 encoder for video compression (1920x1080 120fps). 基于FPGA的MPEG2视频编码器,可实现视频压缩。☆142Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- A VerilogHDL MCU Core based ARMv6 Cortex-M0☆22Updated 6 years ago
- 本项目为2023年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛(高云赛道)项目,题目基于高云FPGA的多路网络视频监控编码系统。☆62Updated 2 years ago
- Pipeline FFT Implementation in Verilog HDL☆159Updated 6 years ago
- A simple Verilog SPI master / slave implementation featuring all 4 modes.☆75Updated 5 years ago