UESTC-ICSDLab / CortexM0_SoCLinks
电子科技大学示范性微电子学院微嵌课程配套代码
☆11Updated last year
Alternatives and similar repositories for CortexM0_SoC
Users that are interested in CortexM0_SoC are comparing it to the libraries listed below
Sorting:
- riscv指令集,单周期以及五级流水线CPU☆71Updated 5 months ago
- Architecture and Verilog Implementation of 8-bits RISC CPU based on FSM. 基于有限状态机的8位RISC(精简指令集)CPU(中央处理器)简单结构和Verilog实现。☆146Updated 6 years ago
- FPGA实现各种小游戏,学习并快乐着☆74Updated 3 years ago
- 包含了SOC设计中的通用IP,如外设、总线结构、基础、验证等☆97Updated this week
- 2023集创赛紫光同创杯一等奖项目☆117Updated last year
- FPGA图像处理-- 车牌定位,包括二值化,腐蚀,膨胀,sobel边缘检测,水平投影和垂直投影等☆45Updated 2 years ago
- 车牌识别,FPGA,2019全国大学生集成电路创新创业大赛☆140Updated 5 years ago
- 基于FPGA进行车牌识别☆77Updated last year
- 2024年全国大学生嵌入式芯片与系统设计竞赛 FPGA创新设计赛道 国一+易灵思创新杯获奖作品 Ultra-Vision (基于Ti60F225的无极缩放算法实现)☆63Updated 3 months ago
- CPU Design Based on RISCV ISA☆114Updated last year
- 第八届集创赛紫光同创杯音频处理国家二等奖☆16Updated 8 months ago
- 2022年全国大学生嵌入式芯片与系统设计竞赛——FPGA创新设计竞赛紫光同创赛道视频色度亮度提取赛题设计源文件☆33Updated 2 years ago
- 基于FPGA和ov5640的实时图像采集及灰度转换系统☆16Updated last year
- this repository is vim cfg for verilog.☆48Updated 10 months ago
- ☆151Updated 3 weeks ago
- The aiming of this project is to realize the image capture using OV5640 camera and FPGA which transmits the image signal using VGA (Video…☆19Updated 5 years ago
- 基于ov5640摄像头的实时显示☆13Updated 2 years ago
- AXI协议规范中文翻译版☆152Updated 2 years ago
- 我的数字IC厂库:Verilog HDL; System Vreilog; UVM; ModelSim; Quartus II;☆90Updated 3 years ago
- NJU Virtual Board☆281Updated 2 weeks ago
- ☆44Updated last month
- 在FPGA中将图像数据输入到DDR3中,再输送到HDMI接口上进行显示。☆27Updated 2 years ago
- This is for uvm_tb_gen☆26Updated 4 months ago
- FPGA的学习路线与书籍整理☆46Updated last year
- Uart transport + image processing + VGA display 基于FPGA的图像处理,包括Uart和VGA☆14Updated 5 years ago
- ☆146Updated this week
- 复旦大学 数字逻辑与部件设计实验 2020秋☆49Updated 3 years ago
- An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC,包含一个RV32I CPU、一个简单可扩展的总线、一些外设。☆408Updated last year
- Real time face detection based on Arm Cortex-M3 DesignStart and FPGA☆202Updated last year
- 5 stage pipeline, single cycle risc-V implementation☆22Updated last year