2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL
☆16Sep 2, 2022Updated 3 years ago
Alternatives and similar repositories for 8-point-2D-DCT
Users that are interested in 8-point-2D-DCT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TI BQ25895 driver for Arduino☆13Nov 4, 2019Updated 6 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- PCM5100A I2S Speaker Module☆20Nov 24, 2024Updated last year
- Basic Data Structure Algorithm in C++☆13Nov 4, 2022Updated 3 years ago
- Examples of TI-C6678 DSP☆17Jul 6, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆10Oct 25, 2022Updated 3 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- For v1.2 test☆12Sep 5, 2020Updated 5 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- Talking to your vehicle over the CAN bus with Python☆23Mar 10, 2022Updated 4 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 5 years ago
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- A variable FPGA-based QAM transmitter with scalable mixed time and frequency domain signal processing.☆22Jan 27, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- An SDR-based open-source C-V2X traffic generator for stress testing vehicular communication☆30May 10, 2022Updated 3 years ago
- My DirectX 11 MLAA & SMAA implementation☆12Jun 9, 2020Updated 5 years ago
- ☆25Mar 24, 2023Updated 3 years ago
- ☆12Mar 23, 2018Updated 8 years ago
- AXI4 BFM in Verilog☆36Dec 13, 2016Updated 9 years ago
- JPEG Encoder Verilog☆82Oct 31, 2022Updated 3 years ago
- A 2D convolution hardware implementation written in Verilog☆51Dec 21, 2020Updated 5 years ago
- Air-quality forecasting in Belgium using Deep Neural Networks, Neuroevolution and distributed Island Transpeciation☆14Nov 15, 2024Updated last year
- Image Processing Toolbox in Verilog using Basys3 FPGA☆231May 20, 2025Updated 10 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An implementation of Enhanced Subpixel Morphological Antialiasing (SMAA) written in C++☆16Jul 2, 2021Updated 4 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆48Dec 3, 2023Updated 2 years ago
- An i2c master controller implemented in Verilog☆34Jul 26, 2017Updated 8 years ago
- Underactuated Robotics course project fall 2018 - SLQ MPC algorithm implementation for pendulum and cart pole☆12Mar 11, 2019Updated 7 years ago
- ☆17Feb 21, 2019Updated 7 years ago
- CONTEST 8 : 🎊 Pattern-a-Thon' 22 🌟 Where Algorithms Become Art! 🌟☆28Oct 19, 2025Updated 6 months ago
- Repo following gecko-dev for newtab development. No longer maintained.☆18Apr 20, 2016Updated 9 years ago
- The source code for the examples in the book Learning WebRTC☆16Jul 25, 2018Updated 7 years ago
- creating end-to-end connection from RTSP source to Firefox H264 WebRTC☆21May 11, 2021Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- OpenAI Gym No Limit Texas Hold 'em Environment for Reinforcement Learning☆14Jul 14, 2018Updated 7 years ago
- ceph-cookbook virtual environment for Ceph☆18Sep 12, 2017Updated 8 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- Fork of VTM VVC Software from Franhauffer HHI: https://vcgit.hhi.fraunhofer.de/jvet/VVCSoftware_VTM☆18Sep 14, 2018Updated 7 years ago
- This project is trying to create a base vitis platform to run with DPU☆48Jul 8, 2020Updated 5 years ago
- Using DCGAN for segmenting brain tumors from brain image scans☆62Jun 20, 2018Updated 7 years ago