2D discrete cosine transform (DCT) of an 8x8 image in verilog HDL
☆16Sep 2, 2022Updated 3 years ago
Alternatives and similar repositories for 8-point-2D-DCT
Users that are interested in 8-point-2D-DCT are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- TI BQ25895 driver for Arduino☆13Nov 4, 2019Updated 6 years ago
- Video compression systems☆24Jul 17, 2014Updated 11 years ago
- PCM5100A I2S Speaker Module☆21Nov 24, 2024Updated last year
- Examples of TI-C6678 DSP☆16Jul 6, 2019Updated 6 years ago
- ☆10Oct 25, 2022Updated 3 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL☆13Dec 9, 2020Updated 5 years ago
- Design and simulate a simplified ARM single-cycle processor using SystemVerilog.☆10Sep 13, 2019Updated 6 years ago
- A quick reference/ cheatsheet for the ARM AMBA Advanced eXtensible Interface (AXI)☆31Oct 28, 2018Updated 7 years ago
- Talking to your vehicle over the CAN bus with Python☆23Mar 10, 2022Updated 4 years ago
- AES-based-on-FPGA developed by verilog.☆23Apr 23, 2020Updated 6 years ago
- Verilog Implementation of Run Length Encoding for RGB Image Compression☆27Jun 28, 2021Updated 4 years ago
- Repository for Hornet RISC-V Core☆20Sep 15, 2022Updated 3 years ago
- An SDR-based open-source C-V2X traffic generator for stress testing vehicular communication☆29May 10, 2022Updated 3 years ago
- ARM-CPU implemented verilog☆29Jan 13, 2024Updated 2 years ago
- Open source password manager - Proton Pass • AdSecurely store, share, and autofill your credentials with Proton Pass, the end-to-end encrypted password manager trusted by millions.
- Implementation of a simple SIMD processor in Verilog, core of which is a 16-bit SIMD ALU. 2's compliment calculations are implemented in …☆149Jul 17, 2022Updated 3 years ago
- FAST-9 Accelerator for Corner Detection☆38Jan 1, 2021Updated 5 years ago
- My DirectX 11 MLAA & SMAA implementation☆12Jun 9, 2020Updated 5 years ago
- Video Tutorials by AugmentedStartups.info/YouTube☆23Jan 19, 2023Updated 3 years ago
- ☆12Mar 23, 2018Updated 8 years ago
- AXI4 BFM in Verilog☆37Dec 13, 2016Updated 9 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 2 months ago
- A 2D convolution hardware implementation written in Verilog☆52Dec 21, 2020Updated 5 years ago
- Open Source ZYNQ Board☆31Aug 19, 2015Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Image Processing Toolbox in Verilog using Basys3 FPGA☆232May 20, 2025Updated 11 months ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆49Dec 3, 2023Updated 2 years ago
- ☆15Nov 4, 2019Updated 6 years ago
- An i2c master controller implemented in Verilog☆34Jul 26, 2017Updated 8 years ago
- Official git for "Fast Affine Motion Estimation for Versatile Video Coding (VVC) Encoding"☆11Sep 14, 2020Updated 5 years ago
- 256-bit vector processor based on the RISC-V vector (V) extension☆33May 1, 2021Updated 5 years ago
- Repository for the Evaluation of ffmpeg Video Codecs on Quality Metrics - MS-SSIM, PSNR, and VMAF. Currently supports H264. H.265, VP9 an…☆13Apr 8, 2021Updated 5 years ago
- ☆16Aug 29, 2019Updated 6 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆59Jul 21, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- CONTEST 8 : 🎊 Pattern-a-Thon' 22 🌟 Where Algorithms Become Art! 🌟☆28Oct 19, 2025Updated 6 months ago
- Homepage of PRML☆16Feb 11, 2020Updated 6 years ago
- Hardware Implementation of Advanced Encryption Standard Algorithm in Verilog☆42Jun 4, 2017Updated 8 years ago
- OMNeT++ V2X simulation framework for ETSI ITS-G5☆40Sep 28, 2023Updated 2 years ago
- Actor-Critic Instance Segmentation (CVPR 2019)☆19Mar 23, 2020Updated 6 years ago
- Clarvi simple RISC-V processor for teaching☆58Aug 25, 2017Updated 8 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆90Nov 30, 2022Updated 3 years ago