A HARDWARE IMPLEMENTATION OF ARTIFICIAL NEURAL NETWORKS FOR INFERENCE
☆35Mar 10, 2020Updated 6 years ago
Alternatives and similar repositories for ann-vhdl
Users that are interested in ann-vhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A library of VHDL components for Neural Networks☆21Sep 23, 2021Updated 4 years ago
- FPGA implementation of SKLearn Random Forest☆11Dec 12, 2016Updated 9 years ago
- CNN-to-FPGA-framework for small CNN, written in VHDL and Python☆24Jun 8, 2021Updated 5 years ago
- HARV - HArdened Risc-V☆16Mar 10, 2022Updated 4 years ago
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This project aims to implement a digital predistortion algorithm for power amplifier linearizion using vhdl. It contains VHDL design for …☆18Jan 11, 2023Updated 3 years ago
- ☆16Jul 30, 2021Updated 4 years ago
- ☆15Apr 11, 2025Updated last year
- Design, verification and ASIC implementation of a complete RISC-V CPU with: five stages pipeline, forwarding, automatic hazard detection,…☆17Apr 12, 2020Updated 6 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Jul 4, 2018Updated 7 years ago
- Implementation in VHDL of the Sobel edge detection operator☆15Mar 31, 2015Updated 11 years ago
- VHDL package for reading formatted data from comma-separated-values (CSV) files☆23Sep 10, 2013Updated 12 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- clone of szip source☆13Aug 19, 2011Updated 14 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Instructions to import Ubuntu guest Virtual Machine for RISC-V development for the VEGA board☆15Nov 16, 2022Updated 3 years ago
- A DMA Controller for RISCV CPUs☆13Aug 10, 2015Updated 10 years ago
- A VHDL implementation of an AXI4 Master☆16Nov 7, 2017Updated 8 years ago
- Rapid Abstraction FPGA Toolbox - Python toolbox which provides direct access to FPGA hardware peripherals☆29Jun 17, 2026Updated last week
- Python interface for Cadence Spectre☆28Feb 17, 2026Updated 4 months ago
- Gstreamer based Edge AI reference application☆13Nov 20, 2023Updated 2 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 6 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- This repo contains introduction of gm/id method and its application to some OTA design examples.☆19Dec 5, 2023Updated 2 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Jul 22, 2021Updated 4 years ago
- ☆28Aug 8, 2024Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Feb 25, 2023Updated 3 years ago
- ☆21Apr 8, 2025Updated last year
- Emulating Quantum Circuits on FPGAs☆29Nov 22, 2023Updated 2 years ago
- TEMPORARY FORK of the riscv-compliance repository☆34Mar 31, 2021Updated 5 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year
- Verilog hardware abstraction library☆53May 24, 2026Updated last month
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- RISC-V SOC (both single and pipeline) implemented in Verilog. Passed all test codes provided by TA.☆21Jun 3, 2023Updated 3 years ago
- ☆26Feb 20, 2024Updated 2 years ago
- ☆21Mar 20, 2019Updated 7 years ago
- Auto place components into pcbnew from a centroid file. Useful for maintaining a common board form factor.☆39Apr 21, 2026Updated 2 months ago
- Advanced Machine Learning Fall 2020 Project Repository☆12Dec 12, 2020Updated 5 years ago
- 📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.☆96Jun 23, 2026Updated last week
- FPGA Verilog HDL design project (DE1-SoC)☆13Jan 19, 2018Updated 8 years ago