MightyDevices / DSITx
FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display
☆20Updated 7 years ago
Alternatives and similar repositories for DSITx:
Users that are interested in DSITx are comparing it to the libraries listed below
- Simplified environment for litex☆14Updated 4 years ago
- A configurable USB 2.0 device core☆30Updated 4 years ago
- verilog core for ws2812 leds☆32Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆26Updated 2 years ago
- Fork of OpenVeriFla - FPGA debugging logic analyzer to use with your designs - examples (so far) for ice40/IceStorm☆33Updated 6 years ago
- SD device emulator from ProjectVault☆15Updated 5 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Mini CPU design with JTAG UART support☆19Updated 3 years ago
- Picorv32 SoC that uses only BRAM, not flash memory☆12Updated 6 years ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- USB 1.1 Device IP Core☆19Updated 7 years ago
- CRUVI Standard Specifications☆17Updated 9 months ago
- My pergola FPGA projects☆30Updated 3 years ago
- SDRAM controller with multiple wishbone slave ports☆28Updated 6 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 3 years ago
- PMOD boards for ULX3S☆42Updated last year
- Adapter to use Colorlight i5/i9 FPGA boards in a QMTech board form factor☆18Updated 2 years ago
- Misc open FPGA flow examples☆8Updated 5 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- Wishbone controlled I2C controllers☆46Updated 3 months ago
- Wi-Fi enabled XVC programmer/debugger based on ESP8266☆12Updated 9 years ago
- ☆17Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆20Updated last year
- ice40 USB Analyzer☆57Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- ULPI Link Wrapper (USB Phy Interface)☆25Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆61Updated 6 years ago
- DVI video out example for prjtrellis☆16Updated 6 years ago