MightyDevices / DSITx
FPGA implementation of DSITx (single lane) used in conjunction with ipod nano 7th gen display
☆18Updated 6 years ago
Related projects ⓘ
Alternatives and complementary repositories for DSITx
- A configurable USB 2.0 device core☆30Updated 4 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆27Updated 5 years ago
- SD device emulator from ProjectVault☆14Updated 5 years ago
- ☆17Updated 4 years ago
- Simplified environment for litex☆13Updated 4 years ago
- Wishbone controlled I2C controllers☆43Updated 8 months ago
- understanding the tinyfpga bootloader☆24Updated 6 years ago
- SDRAM controller with multiple wishbone slave ports☆27Updated 6 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- WCH CH569 SerDes Reverse Engineering☆25Updated 2 years ago
- USB 1.1 Device IP Core☆18Updated 7 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- USB Full Speed PHY☆39Updated 4 years ago
- Misc open FPGA flow examples☆8Updated 4 years ago
- ICE40 8K FPGA / STM32F4 development system☆59Updated 7 years ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year
- SNES for MiSTer☆15Updated 4 years ago
- Design to connect Lattice Ultraplus FPGA to LH154Q01 Display☆28Updated 6 years ago
- Utilities for the ECP5 FPGA☆18Updated 3 years ago
- ice40 USB Analyzer☆57Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 4 years ago
- Use ECP5 JTAG port to interact with user design☆24Updated 3 years ago
- verilog core for ws2812 leds☆31Updated 3 years ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- An open source FPGA PCI core & 8250-Compatible PCI UART core☆39Updated 3 years ago
- ☆20Updated 2 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆51Updated last year
- There are many RISC V projects on iCE40. This one is mine.☆13Updated 4 years ago