Doppler effect on WaveForms
☆17Sep 1, 2025Updated 6 months ago
Alternatives and similar repositories for doppler
Users that are interested in doppler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- R package for xtensor-r☆17Feb 12, 2026Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Value Change Dump (VCD) parser☆38Jan 9, 2026Updated 2 months ago
- Oombak 🌊 is an interactive SystemVerilog simulator UI that runs on your terminal!☆48Oct 11, 2025Updated 5 months ago
- Python ⇔ JavaScript bindings using high level embind and pybind11☆26Feb 19, 2026Updated last month
- Dynamically typed N-D expression system based on xtensor☆25Oct 20, 2021Updated 4 years ago
- Python library for operations with VCD and other digital wave files☆55Nov 12, 2025Updated 4 months ago
- Implementation of webassembly code based on nodejs napi-addon.☆11Mar 11, 2019Updated 7 years ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- 3-D Scientific visualization using ThreeJS☆22Sep 29, 2022Updated 3 years ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆12Oct 18, 2022Updated 3 years ago
- Python checker for places where deprecated functions are called.☆31Aug 16, 2023Updated 2 years ago
- VCD Parser for Node.js☆11Jan 7, 2023Updated 3 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- Expand wildcard imports in Python code☆14Jun 14, 2019Updated 6 years ago
- Object Notation for Markup Language☆23Jan 6, 2023Updated 3 years ago
- Openhardware educational platform based on the ideas of the ulx3s and Gecko4Education☆16Jul 16, 2025Updated 8 months ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Traitlets types for NumPy, SciPy and friends☆36Oct 22, 2025Updated 5 months ago
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 2 months ago
- CAN 2.0B Controller in VHDL and Verilog☆11Nov 22, 2023Updated 2 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆13Sep 22, 2025Updated 6 months ago
- Mirror of the now discontinued ORCA RISC-V processor from VectorBlox.☆10Feb 11, 2020Updated 6 years ago
- C++ Parser for the Carto stylesheet language☆15Oct 10, 2014Updated 11 years ago
- UART cocotb module☆11Jun 30, 2021Updated 4 years ago
- zsh completion for git-annex☆16Oct 11, 2016Updated 9 years ago
- Network protocol libraries for VHDL test benches☆13Mar 9, 2026Updated 2 weeks ago
- Include in your web projects for dev-time auto reloading of web browser when any change is detected in content.☆15Aug 20, 2023Updated 2 years ago
- verilator testbench w/ Javascript using N-API☆18Feb 19, 2026Updated last month
- A VHDL implementation of an Ethernet MAC☆16Aug 13, 2012Updated 13 years ago
- An LSP server for ReStructuredText, as implemented by Sphinx (under development)☆14Jan 11, 2023Updated 3 years ago
- An experimental package manager and development tool for Hardware Description Languages (HDL).☆14Apr 10, 2022Updated 3 years ago
- Julia package for xtensor-julia☆43Jul 2, 2022Updated 3 years ago
- This is the client side library to access JTAG Server distributed with Quartus (jtagd/jtagserver.exe). The protocol is known as Advanced …☆20Aug 18, 2025Updated 7 months ago
- FreeCAD Workbench for URDF & SDF and Gazebo☆13Nov 21, 2019Updated 6 years ago
- Mini installer that contains everything that's necessary to run rhumba☆14May 18, 2021Updated 4 years ago
- This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from C…☆19Jul 28, 2025Updated 7 months ago
- Demo using jupyter-js-services and jupyter-js-output-area with a Phosphor Layout☆10Oct 7, 2015Updated 10 years ago
- SystemVerilog wrapper over the Verilog Programming Interface (VPI)☆13Jun 3, 2025Updated 9 months ago