wavedrom / doppler
Doppler effect on WaveForms
☆15Updated 2 months ago
Alternatives and similar repositories for doppler:
Users that are interested in doppler are comparing it to the libraries listed below
- An opinionated build environment for EDA projects☆15Updated last week
- A Python to VHDL compiler☆15Updated this week
- hardware library for hwt (= ipcore repo)☆35Updated last month
- IP-XACT XML binding library☆15Updated 8 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆22Updated 3 months ago
- A VHDL Core Library.☆17Updated 7 years ago
- A header only C++11 library for functional coverage☆36Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆33Updated last month
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆98Updated this week
- HTML & Js based VCD viewer☆59Updated 3 years ago
- Use XML files to describe register maps; auto-generate C, VHDL, Python, and HTML.☆12Updated 2 years ago
- A Python package for testing hardware (part of the magma ecosystem)☆41Updated 10 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆49Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆42Updated 3 months ago
- 👾 Design ∪ Hardware☆72Updated 2 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- Constrained random stimuli generation for C++ and SystemC☆49Updated last year
- Open Source Verification Bundle for VHDL and System Verilog☆43Updated last year
- An abstract language model of VHDL written in Python.☆50Updated this week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST API. Compiles on Li…☆26Updated last month
- Virtual processor co-simulation element for Verilog, VHDL and SystemVerilog environments☆51Updated last month
- Simodense: a RISC-V softcore for custom SIMD instructions☆13Updated 2 months ago
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆33Updated last month
- Python bindings for slang, a library for compiling SystemVerilog☆55Updated this week
- This repository provides the IEEE 1685 IP-XACT schema files for a Git submodule integration.☆13Updated 2 months ago
- Handle Fast Signal Traces (fst) in Python☆11Updated 2 years ago
- An IP-XACT DOM for IEEE 1685-2014 in Python.☆20Updated 2 weeks ago
- Python library for operations with VCD and other digital wave files☆47Updated 7 months ago
- SystemVerilog Linter based on pyslang☆25Updated 2 weeks ago
- A sphinx extension that allows including wavedrom diagrams by using its text-based representation☆35Updated 4 months ago