Alternatives and similar repositories for rv64:

Users that are interested in rv64 are comparing it to the libraries listed below

• leesum1 / RV64emu-rs
  RV64emu is a riscv64 emulator written in rust,can run linux !
  ☆19Updated 6 months ago
• nbdd0121 / r2vm
  Rust RISC-V Virtual Machine
  ☆97Updated 5 months ago
• fintelia / riscv-decode
  Simple library for decoding RISC-V instructions
  ☆23Updated 8 months ago
• zdimension / parm_extended
  ☆52Updated 6 months ago
• antoinevg / hello-d1
  Bare-metal Rust explorations of the Allwinner D1
  ☆15Updated 2 years ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 6 years ago
• djanderson / riscv-5stage-simulator
  A 5-stage pipelining RISC-V 32I simulator written in Rust.
  ☆19Updated 4 years ago
• michaeljclark / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆98Updated 2 years ago
• sifiveinc / wake
  The SiFive wake build tool
  ☆89Updated this week
• riscv / configuration-structure
  RISC-V Configuration Structure
  ☆38Updated 5 months ago
• drom / rv
  RISC-V Online Help
  ☆33Updated last month
• lmcad-unicamp / riscv-sbt
  RISC-V Static Binary Translator
  ☆17Updated 6 years ago
• sylefeb / Iron
  Iron: selectively turn RISC-V binaries into hardware
  ☆23Updated last year
• riscvarchive / riscv-edk2-platforms
  Port of EDK2 implementation of UEFI to RISC-V. See documentation at:
  ☆18Updated 3 years ago
• riscvarchive / riscv-musl
  musl libc for RISC-V
  ☆83Updated 5 years ago
• hitohira / yokyo
  ☆17Updated 2 years ago
• losfair / FlatRv
  A cross-platform RISC-V interpreter that implements the RV32IMA instruction set.
  ☆24Updated 2 years ago
• jhhuh / tinyemu
  Fabrice Bellard's tinyemu (https://bellard.org/tinyemu/)
  ☆62Updated 3 years ago
• djg / verilated-rs
  Verilator Porcelain
  ☆48Updated last year
• rustsbi / awesome-rustsbi
  A curated list of awesome things related to rustsbi
  ☆40Updated 2 years ago
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆79Updated 2 weeks ago
• atrosinenko / memtest86-plus-riscv
  Port of original MemTest86+ v5.1 to other architectures (RISC-V for now)
  ☆15Updated 5 years ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆19Updated 5 years ago
• jedisct1 / untrinsics
  Header-only portable implementations of common Intel intrisics, including cryptographic instructions.
  ☆13Updated 2 weeks ago
• rcore-os / x86-smpboot
  Booting multi-processors on x86 bare-metal.
  ☆11Updated 3 years ago
• shady831213 / terminus
  A riscv isa simulator in rust.
  ☆64Updated last year
• lcq2 / risc-666
  RISC-V user-mode emulator that runs DooM
  ☆52Updated 5 years ago
• wasm3 / wasm-coremark
  CoreMark 1.0 ported to WebAssembly
  ☆42Updated 4 years ago
• popovicu / linux-no-mmu-userspace-example
  ☆41Updated last year
• tidwall / sco
  Coroutine scheduler for C
  ☆38Updated 8 months ago