ska-sa / mlib_devel
Matlab/Simulink/XSG tool-flow for developing DSP systems for CASPER hardware
☆18Updated last year
Related projects ⓘ
Alternatives and complementary repositories for mlib_devel
- Software control for CASPER FPGAs☆16Updated 5 months ago
- ☆56Updated 2 months ago
- Tutorials available here:☆37Updated 3 months ago
- Simple interface to the Valon 5007 synthesizer.☆13Updated 7 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆56Updated 4 years ago
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆41Updated last month
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆20Updated last year
- IPbus Builder Tool☆12Updated 2 weeks ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆37Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆69Updated 4 months ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆91Updated last year
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆43Updated 2 years ago
- ☆24Updated 2 weeks ago
- Python productivity for RFSoC platforms☆57Updated 6 months ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆22Updated 3 weeks ago
- ☆35Updated 5 years ago
- Control and Status Register map generator for HDL projects☆99Updated last week
- Repository for FPGA projects☆43Updated last month
- RFSoC QSFP Data Offload Design with GNU Radio☆15Updated 5 months ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆26Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- Board files to build the ZCU111 PYNQ image☆17Updated 2 years ago
- AXI Stream UART (verilog)☆9Updated 5 years ago
- Simple examples for FPGA design using Vivado HLS for high level synthesis and Vivado for bitstream generation.☆25Updated 4 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆50Updated 3 years ago
- SLAC Python Based Hardware Abstraction & Data Acquisition System☆42Updated 2 weeks ago
- An interactive introduction to the polyphase filterbank technique for radio astronomy spectrometers☆52Updated 4 years ago