ska-sa / mlib_devel
Matlab/Simulink/XSG tool-flow for developing DSP systems for CASPER hardware
☆17Updated last year
Alternatives and similar repositories for mlib_devel
Users that are interested in mlib_devel are comparing it to the libraries listed below
Sorting:
- Tutorials available here:☆37Updated this week
- ☆57Updated last month
- Software control for CASPER FPGAs☆17Updated 11 months ago
- Simple interface to the Valon 5007 synthesizer.☆13Updated 8 years ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆61Updated 4 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 5 months ago
- Board repo for the ZCU216 RFSOC☆27Updated 2 years ago
- Collections of guides and projects related to testing RedPitaya☆53Updated 5 years ago
- An interactive introduction to the polyphase filterbank technique for radio astronomy spectrometers☆56Updated 4 years ago
- PYNQ example of using the RFSoC as a QPSK transceiver.☆100Updated last year
- IPbus Builder Tool☆13Updated 3 months ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆25Updated this week
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆60Updated 3 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- RFSoC Spectrum Analyser Module on PYNQ.☆77Updated 10 months ago
- ☆34Updated 5 years ago
- SDK for FPGA / Linux Instruments☆101Updated last month
- Python productivity for RFSoC platforms☆68Updated 11 months ago
- Avnet Board Definition Files☆133Updated 3 weeks ago
- ☆36Updated 2 weeks ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- Repository for FPGA projects☆51Updated 6 months ago
- A testbench for an axi lite custom IP☆23Updated 10 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆11Updated 4 years ago
- A PYNQ overlay demonstrating the Xilinx RFSoC SD-FEC☆13Updated 2 years ago
- Transform the Red Pitaya in an acquisition card☆30Updated 3 years ago
- A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+☆39Updated 2 years ago
- VHDL-2008 Support Library☆57Updated 8 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆146Updated 2 months ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆48Updated 7 years ago