ska-sa / mlib_devel
Matlab/Simulink/XSG tool-flow for developing DSP systems for CASPER hardware
☆17Updated last year
Alternatives and similar repositories for mlib_devel:
Users that are interested in mlib_devel are comparing it to the libraries listed below
- Software control for CASPER FPGAs☆17Updated 8 months ago
- ☆56Updated 5 months ago
- Tutorials available here:☆37Updated this week
- Simple interface to the Valon 5007 synthesizer.☆13Updated 7 years ago
- Firmware that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆42Updated 2 months ago
- Open-sourcing the PYNQ & RFSoC workshop materials☆58Updated 4 years ago
- A PYNQ overlay demonstrating AMD RFSoC Multi-Tile Synchronization (MTS).☆23Updated last year
- Board repo for the ZCU216 RFSOC☆25Updated 2 years ago
- IPbus Builder Tool☆13Updated 3 weeks ago
- Software that implements a reliable high-performance control link for particle physics electronics, based on the IPbus protocol☆23Updated 3 months ago
- Various utilities for working with FPGAs☆11Updated 8 years ago
- The Strathclyde RFSoC Studio Installer for PYNQ.☆27Updated 2 years ago
- ☆35Updated 5 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆88Updated 6 years ago
- A fast high-resolution time-to-digital converter in the Red Pitaya Zynq-7010 SoC☆55Updated 3 years ago
- Ethernet MAC IP Core for 100G/50G/40G/25G/10Gbps☆41Updated last year
- migen + misoc + redpitaya = digital servo☆36Updated 6 years ago
- Transform the Red Pitaya in an acquisition card☆28Updated 3 years ago
- ☆18Updated 3 years ago
- Ancillary Material for the book "Systematic Design of Analog CMOS Circuits"☆118Updated last week
- Reed Solomon Decoder (204,188)☆12Updated 10 years ago
- This repository contains simple implementation of UDP/IP stack with 64-bit AXI-Stream interface. ICMP and ARP requests are partially supp…☆47Updated 2 years ago
- Gaussian noise generator Verilog IP core☆30Updated last year
- Python productivity for RFSoC platforms☆63Updated 9 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆61Updated 4 months ago
- Unit testing for cocotb☆157Updated last month
- Fixed-point library with bittrue implementations in VHDL (for FPGA) and python (for simulation)☆23Updated 7 months ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆58Updated 6 months ago
- ☆133Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago