RHSResearchLLC / PicoEVB
Public repository for PicoEVB (Xilinx Artix XC7A50T based)
☆246Updated 2 years ago
Related projects ⓘ
Alternatives and complementary repositories for PicoEVB
- USB3 PIPE interface for Xilinx 7-Series☆201Updated 2 years ago
- Public repository for Litefury & Nitefury☆271Updated 5 months ago
- Documenting the Lattice ECP5 bit-stream format.☆399Updated 9 months ago
- Small footprint and configurable Ethernet core☆215Updated last month
- Small footprint and configurable PCIe core☆483Updated this week
- An environment for building LiteX based FPGA designs. Makes it easy to get everything you need!☆214Updated 2 years ago
- 32-bit RISC-V system on chip for iCE40 FPGAs☆301Updated last year
- The original high performance and small footprint system-on-chip based on Migen™☆311Updated last month
- An open source USB bootloader for FPGAs☆356Updated last year
- Small footprint and configurable DRAM core☆382Updated last month
- A wishbone controlled scope for FPGA's☆73Updated 10 months ago
- VHDL synthesis (based on ghdl)☆308Updated 4 months ago
- A utility for Composing FPGA designs from Peripherals☆169Updated 10 months ago
- VHDL library 4 FPGAs☆169Updated this week
- LiteX boards files☆379Updated this week
- A full-speed device-side USB peripheral core written in Verilog.☆215Updated 2 years ago
- Multi-platform nightly builds of open source FPGA tools☆290Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆170Updated last month
- Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog☆182Updated 6 years ago
- USB Serial on the TinyFPGA BX☆133Updated 3 years ago
- Experimental flows using nextpnr for Xilinx devices☆214Updated last month
- Collection of open-source peripherals in Verilog☆174Updated 2 years ago
- FPGA USB stack written in LiteX☆125Updated 2 years ago
- A simple RISC-V processor for use in FPGA designs.☆263Updated 3 months ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆86Updated 5 years ago
- Logicbone ECP5 Development Board☆112Updated 4 years ago
- An Open Source configuration of the Arty platform☆122Updated 10 months ago
- An implementation of DisplayPort protocol for FPGAs☆280Updated 8 years ago
- SoC based on VexRiscv and ICE40 UP5K☆151Updated 7 months ago
- Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)☆244Updated last year