teknohog / Open-Source-FPGA-Bitcoin-Miner

Related projects ⓘ

Alternatives and complementary repositories for Open-Source-FPGA-Bitcoin-Miner

• teknohog / Xilinx-Serial-Miner
  Bitcoin miner for Xilinx FPGAs
  ☆93Updated 11 years ago
• kramble / FPGA-Blakecoin-Miner
  An open source FPGA miner for Blakecoin
  ☆50Updated 10 years ago
• pedrorivera / SiaFpgaMiner
  VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin
  ☆62Updated 6 years ago
• fpgaminer / Open-Source-FPGA-Bitcoin-Miner
  A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…
  ☆171Updated 2 years ago
• ngzhang / Icarus
  DUAL Spartan6 Development Platform
  ☆86Updated 6 years ago
• kramble / FPGA-Litecoin-Miner
  A litecoin scrypt miner implemented with FPGA on-chip memory.
  ☆281Updated 10 years ago
• kramble / DE0-Nano-BitCoin-Miner
  DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner
  ☆90Updated 10 years ago
• parallella / parallella-fpga
  FPGA Development for the parallella
  ☆19Updated 7 years ago
• stiggy87 / ZynqBTC
  A Bitcoin miner for the Zynq chip utilizing the Zedboard.
  ☆101Updated last year
• unixb0y / SystemVerilogSHA256
  SHA256 in (System-) Verilog / Open Source FPGA Miner
  ☆75Updated 6 years ago
• altASIC / Open-CryptoNight-ASIC
  Open source hardware implementation of classic CryptoNight
  ☆35Updated last year
• Maetti79 / ethminer
  Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)
  ☆40Updated 3 years ago
• mih0 / FPGA_Mining_AWS
  Example verilog / miner for crypto mining using AWS F1 instances
  ☆29Updated 6 years ago
• stremovsky / moneroasic
  Cryptonight Monero Verilog code for ASIC
  ☆20Updated 6 years ago
• rkharris12 / fpga_bitcoin_miner
  ☆52Updated 2 years ago
• aionnetwork / aion_epic_fpgaminer
  FPGA referrence implementation for aion equihash 2109
  ☆14Updated 6 years ago
• TUM-LIS / glip
  Generic Logic Interfacing Project
  ☆44Updated 4 years ago
• fusesoc / fusesoc-generators
  A collection of core generators to use with FuseSoC
  ☆13Updated 2 months ago
• d953i / Custom_Part_Data_Files
  Xilinx PCIe to MIG DDR4 example designs and custom part data files
  ☆35Updated 9 months ago
• peteasa / parallella
  START HERE! FPGA and Linux Development Combined
  ☆23Updated 7 years ago
• tgingold / OpenTDC
  Time to Digital Converter (TDC)
  ☆27Updated 3 years ago
• f4pga / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆51Updated last year
• terpstra / opa
  Open Processor Architecture
  ☆26Updated 8 years ago
• SquirrelsResearch / ethminer-sqrl
  SQRL Port of ethminer
  ☆10Updated 3 years ago
• secworks / sha512
  Verilog implementation of the SHA-512 hash function.
  ☆37Updated 3 years ago
• jkiv / shapool-core
  FPGA core for SHA256d mining targeting Lattice iCE40 devices.
  ☆20Updated 3 years ago
• JeremyV2014 / VerilogSHA256Miner
  Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.
  ☆14Updated 6 years ago
• thotypous / alterajtaguart
  Altera JTAG UART wrapper for Bluespec
  ☆24Updated 10 years ago