teknohog / Open-Source-FPGA-Bitcoin-Miner
A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board.
☆50Updated 11 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner:
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
- Bitcoin miner for Xilinx FPGAs☆96Updated 11 years ago
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆287Updated 10 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆174Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- Open source hardware implementation of classic CryptoNight☆37Updated last year
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆77Updated 6 years ago
- DUAL Spartan6 Development Platform☆86Updated 6 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆105Updated last year
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 4 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 2 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- Apio examples☆34Updated last week
- Generic Logic Interfacing Project☆44Updated 4 years ago
- ☆44Updated 3 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated last year
- An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development☆13Updated 2 years ago
- ☆58Updated 3 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 8 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- ☆65Updated 9 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆26Updated 9 years ago