teknohog / Open-Source-FPGA-Bitcoin-MinerView external linksLinks
A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development of FPGA based mining solutions and secure the future of the Bitcoin project as a whole. A binary release is currently available for the Terasic DE2-115 Development Board.
☆51Jul 1, 2013Updated 12 years ago
Alternatives and similar repositories for Open-Source-FPGA-Bitcoin-Miner
Users that are interested in Open-Source-FPGA-Bitcoin-Miner are comparing it to the libraries listed below
Sorting:
- Bitcoin miner for Xilinx FPGAs☆99Jun 11, 2013Updated 12 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆1,363May 16, 2022Updated 3 years ago
- Creation of a AXI Master and Yocto device driver for Zynq, using High Level Synthesis (HLS) techniques.☆13May 28, 2015Updated 10 years ago
- Useful set of library functions for VHDL☆47Nov 24, 2013Updated 12 years ago
- Simple demo showing how to use the ping pong FIFO☆16May 2, 2016Updated 9 years ago
- Multi Algo/Coin Mining Proxy - Only one connection to the pool. Claymore/PhoenixMiner currently supported.☆15Dec 8, 2022Updated 3 years ago
- Hacking a Vehicles CanBus☆26Apr 26, 2022Updated 3 years ago
- An open source FPGA miner for Blakecoin☆52Sep 22, 2014Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆177Jan 29, 2022Updated 4 years ago
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆21Jun 13, 2021Updated 4 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Sep 22, 2014Updated 11 years ago
- Small projects intended to run on the Digilent Zybo development board, utilizing PetaLinux on the Zynq's ARM processor.☆23Aug 19, 2016Updated 9 years ago
- computer hardware system including ps2/vga with tank war game in verilog and mips☆21Oct 21, 2015Updated 10 years ago
- Artifacts for the SCVP lecture☆11Nov 17, 2021Updated 4 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆63Feb 7, 2018Updated 8 years ago
- Semi-private RTL development upstream of OpenCPI - this is *not* the OpenCPI repo!☆25Oct 19, 2016Updated 9 years ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- 星晨AI无人直播开源☆23Jun 10, 2025Updated 8 months ago
- ☆12Dec 29, 2021Updated 4 years ago
- Wrappers for open source FPU hardware implementations.☆37Nov 27, 2025Updated 2 months ago
- Port of the LLVM compiler infrastructure to the time-predictable processor Patmos☆15Apr 2, 2025Updated 10 months ago
- C++状态机☆12Oct 22, 2025Updated 3 months ago
- HTTP DNS Proxy server serves the request of client asking for lookup for the domain names.The dns proxy server connects to the name serve…☆10Jan 27, 2019Updated 7 years ago
- MPU6050 interface for fpga☆10May 9, 2020Updated 5 years ago
- VHDL description of 6502 processor with FPGA synthesis support.☆34Jan 26, 2016Updated 10 years ago
- Lock-free allocator as described by Maged M. Michael, 2004☆48Sep 13, 2013Updated 12 years ago
- Open source hardware implementation of classic CryptoNight☆38Apr 10, 2023Updated 2 years ago
- Firmware for the cheapest can sniffer☆39Apr 28, 2024Updated last year
- ☆65Nov 16, 2013Updated 12 years ago
- E300 Development☆11Feb 1, 2024Updated 2 years ago
- CANBUS_CANopen_J1939_ABB_PLC_ROS_can-utils☆12May 13, 2024Updated last year
- ☆11Aug 23, 2023Updated 2 years ago
- My personal Electronics projects versioning repo.☆13Dec 9, 2013Updated 12 years ago
- Minimig☆12Feb 15, 2016Updated 9 years ago
- Smart lead acid battery charger☆13Feb 10, 2017Updated 9 years ago
- 3D FFD (free-form deformation) demo for FDU DATA130012 (Data Visualization) course project (a Unity3D project)☆11Jul 13, 2017Updated 8 years ago
- ☆20May 8, 2012Updated 13 years ago
- Is it difficult to develop C++ high-concurrency server applications? Come and use XServer☆10Jun 13, 2024Updated last year
- VHDL design for rotary encoder. Can be used accessed via digital signals or AXI interface.☆13Mar 24, 2017Updated 8 years ago