kramble / DE0-Nano-BitCoin-MinerLinks
DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner
☆90Updated 10 years ago
Alternatives and similar repositories for DE0-Nano-BitCoin-Miner
Users that are interested in DE0-Nano-BitCoin-Miner are comparing it to the libraries listed below
Sorting:
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆290Updated 10 years ago
- An open source FPGA miner for Blakecoin☆52Updated 10 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 12 years ago
- DUAL Spartan6 Development Platform☆85Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆176Updated 3 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 12 years ago
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆21Updated 4 years ago
- A simplified version of an FPGA bitcoin miner☆53Updated 6 years ago
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- FPGA development platform for high-performance RF and digital design☆32Updated 9 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- NanoFury Project☆64Updated 4 years ago
- ☆65Updated 3 years ago
- FPGA-based shield for Arduino☆72Updated 10 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆80Updated 7 years ago
- Second generation Bitcoin miner. GPLv3 and public domain.☆255Updated 11 years ago
- snickerdoodle user manual☆56Updated 4 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆107Updated 2 years ago
- SQRL Port of ethminer☆11Updated 4 years ago
- ☆65Updated 9 years ago
- Mining CryptoNight Haven on the Varium C1100☆10Updated 3 years ago
- PanoLogic Zero Client G1 reverse engineering info☆75Updated last year
- ☆40Updated 7 years ago
- SuperSpeed USB 3.0 FPGA platform☆262Updated 10 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆27Updated 9 years ago
- A 64-stage pipelined MD5 implementation written in verliog. Runs reliably on a DE0-Nano at 100mhz, computing 100 million hashes per seco…☆68Updated 3 years ago
- ICE40 FPGA Cape for Beaglebone☆52Updated 5 years ago
- Example projects for snickerdoodle☆28Updated 4 years ago