kramble / DE0-Nano-BitCoin-Miner
DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner
☆90Updated 10 years ago
Alternatives and similar repositories for DE0-Nano-BitCoin-Miner
Users that are interested in DE0-Nano-BitCoin-Miner are comparing it to the libraries listed below
Sorting:
- An open source FPGA miner for Blakecoin☆51Updated 10 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆51Updated 11 years ago
- Bitcoin miner for Xilinx FPGAs☆97Updated 11 years ago
- DUAL Spartan6 Development Platform☆86Updated 7 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆288Updated 10 years ago
- An Open Source FPGA GroestlCoin Miner☆10Updated 7 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆173Updated 3 years ago
- Open source hardware implementation of classic CryptoNight☆38Updated 2 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆78Updated 7 years ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆106Updated last year
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 7 years ago
- A simplified version of an FPGA bitcoin miner☆52Updated 5 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- Everything to do with the XuLA FPGA board: schematics, layout, firmware, example FPGA designs, documentation, etc.☆37Updated 11 years ago
- FPGA core for SHA256d mining targeting Lattice iCE40 devices.☆21Updated 3 years ago
- ☆19Updated 7 years ago
- Open Source ZYNQ Board☆31Updated 9 years ago
- Sending UDP packets out over a Gigabit PHY with an FPGA.☆42Updated 9 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆41Updated 4 years ago
- Example verilog / miner for crypto mining using AWS F1 instances☆30Updated 6 years ago
- SoC design for Milkymist One - LM32, DDR SDRAM, 2D TMU, PFPU☆150Updated 11 years ago
- FPGA development platform for high-performance RF and digital design☆32Updated 9 years ago
- ICE40 FPGA Cape for Beaglebone☆51Updated 4 years ago
- ZPUino HDL implementation☆90Updated 6 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- LIB:Library for interacting with an FPGA over USB☆84Updated 4 years ago
- ☆58Updated 3 years ago
- ☆12Updated 2 years ago
- artix-7 PCIe dev board☆27Updated 7 years ago
- ARM4U☆35Updated 10 years ago