kramble / FPGA-Blakecoin-Miner
An open source FPGA miner for Blakecoin
☆50Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for FPGA-Blakecoin-Miner
- VHDL FPGA design of an optimized Blake2b pipeline to mine Siacoin☆62Updated 6 years ago
- A litecoin scrypt miner implemented with FPGA on-chip memory.☆281Updated 10 years ago
- DUAL Spartan6 Development Platform☆86Updated 6 years ago
- A completely open source implementation of a Bitcoin Miner for Altera FPGAs. This project hopes to promote the free and open development …☆50Updated 11 years ago
- A completely open source implementation of a Bitcoin Miner for Altera and Xilinx FPGAs. This project hopes to promote the free and open d…☆171Updated 2 years ago
- Bitcoin miner for Xilinx FPGAs☆93Updated 11 years ago
- DE0 Nano port of fpgaminer - this is based on https://github.com/progranism/Open-Source-FPGA-Bitcoin-Miner☆90Updated 10 years ago
- Hardware implementation of the blake2 hash function☆25Updated 4 years ago
- SQRL Port of ethminer☆10Updated 3 years ago
- Open source hardware implementation of classic CryptoNight☆35Updated last year
- Cryptonight Monero Verilog code for ASIC☆20Updated 6 years ago
- Maetti's Fork (Ethereum) + Altera/Intel OpenCL(FPGA)☆40Updated 3 years ago
- ☆12Updated 2 years ago
- FPGA referrence implementation for aion equihash 2109☆14Updated 6 years ago
- SHA256 in (System-) Verilog / Open Source FPGA Miner☆75Updated 6 years ago
- Open Source Bitcoin Vanity Address Generation on FPGAs☆29Updated 2 years ago
- A simplified version of an FPGA bitcoin miner☆48Updated 5 years ago
- Verilog implementation of the SHA-512 hash function.☆37Updated 3 years ago
- Xilinx PCIe to MIG DDR4 example designs and custom part data files☆35Updated 9 months ago
- A Bitcoin miner for the Zynq chip utilizing the Zedboard.☆101Updated last year
- ☆52Updated 2 years ago
- FPGA miner for OdoCrypt☆13Updated 5 years ago
- ☆18Updated 6 years ago
- Releases for the NextJTAG tool☆23Updated 2 years ago
- FPGA Development for the parallella☆19Updated 7 years ago
- BTC<C 双挖芯片 / BTC<C Dual Mining ASIC☆26Updated 9 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆14Updated 6 years ago