liuyix / splash2_benchmarkLinks
SPLASH2 Benchmark
☆28Updated 11 years ago
Alternatives and similar repositories for splash2_benchmark
Users that are interested in splash2_benchmark are comparing it to the libraries listed below
Sorting:
- An unofficial mirror of the core PARSEC 3.0 benchmark suite with patches to run on x86_64 Arch Linux and generalize builds.☆123Updated 3 years ago
- PARSEC Benchmark http://parsec.cs.princeton.edu 3.0-beta-20150206 ported to Ubuntu 22.04 and with proper version control and SPLASH2 port…☆105Updated last month
- Creating beautiful gem5 simulations☆49Updated 4 years ago
- The Splash-3 benchmark suite☆45Updated 2 years ago
- Splash 2 Benchmarks☆21Updated 11 years ago
- Memory System Microbenchmarks☆64Updated 2 years ago
- a Pin tool for collecting microarchitecture-independent workload characteristics☆60Updated last year
- Artifact Evaluation Reproduction for "Software Prefetching for Indirect Memory Accesses", CGO 2017, using CK.☆42Updated 4 years ago
- ☆34Updated 3 years ago
- HeteroSync is a benchmark suite for performing fine-grained synchronization on tightly coupled GPUs☆30Updated last year
- Repeated access to L2-containable loops to look for snoop filter conflicts on Intel Skylake Xeon processors.☆29Updated 7 years ago
- ☆20Updated 5 years ago
- ☆34Updated 5 years ago
- Interprocedural Basic Block Code Layout Optimization☆18Updated 6 years ago
- PARSEC 3.0 benchmark suite☆12Updated 7 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 4 years ago
- A Shared Memory Multithreaded Graph Benchmark Suite for Multicores☆36Updated 6 months ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated last month
- Utilities to measure read access times of caches, memory, and hardware prefetches for simple and fused operations☆85Updated 2 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆92Updated 6 years ago
- A cache simulator designed to be used with memory access traces obtained from Pin (www.pintool.org)☆23Updated 7 years ago
- gem5 configuration for intel's skylake micro-architecture☆52Updated 3 years ago
- A suite of simple programs to test Intels' TSX extension☆14Updated 8 years ago
- Artifact, reproducibility, and testing utilites for gem5☆23Updated 4 years ago
- This is an read-only mirror of the gem5 simulator. The upstream repository is stored in https://gem5.googlesource.com, code reviews shoul…☆13Updated 5 years ago
- Slice-aware Memory Management - Exploiting NUCA Characteristic of LLC in Intel Processors☆41Updated 6 years ago
- ☆31Updated 4 years ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆32Updated 3 years ago
- Alloy models for automatic synthesis of memory model litmus test suites (from ASPLOS 2017)☆16Updated last year
- Clio, ASPLOS'22.☆78Updated 3 years ago