Alternatives and similar repositories for CO-lab-docs-CQU

Users that are interested in CO-lab-docs-CQU are comparing it to the libraries listed below

• CQU-CS-LABs / CO-lab-material-CQU
  重庆大学计算机组成原理、硬件综合设计实验材料。
  ☆12Updated 2 years ago
• TheRainstorm / PiplineMIPS
  A 5-level pipelined MIPS CPU with branch prediction and great cache.
  ☆19Updated 4 years ago
• TheRainstorm / CO_ext_lab-CQU
  重庆大学计组（硬综）拓展实验；
  ☆21Updated 4 years ago
• 14010007517 / 2020NSCSCC
  Chongqing University 2020 NSCSCC
  ☆28Updated 4 years ago
• y0fy / CO-lab-material-CQU
  重庆大学计算机组成原理、硬件综合设计实验材料
  ☆38Updated 4 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆36Updated last year
• cyyself / CDIM-SoC
  SoC for CQU Dual Issue Machine
  ☆12Updated 2 years ago
• FanQinFred / Cache
  重庆大学计算机学院2018级计算机体系结构cache设计
  ☆11Updated 4 years ago
• cyyself / sockraw-udp
  在Linux下使用PF_PACKET的Raw Socket实现从以太网到UDP的封装，并支持IPv4 Fragment，重大18计卓班的计网Project
  ☆32Updated 4 years ago
• CQU-CS-LABs / osexp-docs-cqu
  重庆大学操作系统课程实验文档
  ☆18Updated last year
• TheRainstorm / pp_alg
  USTC 并行程序设计实验
  ☆8Updated 3 years ago
• fluctlight001 / cpu_for_nscscc2020
  2020龙芯杯个人赛 简易双发射60M（含ibuffer）
  ☆35Updated 4 years ago
• cquwei-cx / cpu20220108
  MIPS 57条指令五级流水线cpu (verilog实现+详细注释)
  ☆11Updated 3 years ago
• NSCSCC-2020-Fudan / FDU1.1-NSCSCC
  复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品
  ☆43Updated 4 years ago
• barryZZJ / prjct_ComputerArchitecture
  计算机系统结构实验
  ☆12Updated 4 years ago
• cyyself / compilation-principle
  编译原理作业与实验
  ☆9Updated 4 years ago
• fluctlight001 / cpu_for_nscscc2022_single
  2022年龙芯杯个人赛 单发射110M（含icache）
  ☆45Updated 2 years ago
• iFuProcessor / iFuCore
  ☆19Updated 10 months ago
• fluctlight001 / Generic-Cache-Module
  适用于龙芯杯团队赛入门选手的应急cache模块
  ☆27Updated last year
• fluctlight001 / nscscc2022_single_tools
  龙芯杯个人赛工具包（适用于个人赛的golden_trace工具）
  ☆55Updated last year
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 3 years ago
• cyyself / ucore-loongarch32
  将uCore移植到Loongarch 32
  ☆34Updated last year
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆36Updated 3 years ago
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• SocialistDalao / UltraMIPS_NSCSCC
  UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.
  ☆137Updated last year
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆127Updated 4 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 7 months ago
• tastynoob / aura-core
  "aura" my super-scalar O3 cpu core
  ☆24Updated last year
• HIT-MaRiver-mips / cpucore-mariver
  ☆36Updated last year
• fluctlight001 / Nova132
  A classic five stage pipelined processor
  ☆13Updated last year