skiphansen / pano_man
Simulation of the classic Pacman arcade game on a PanoLogic thin client.
☆33Updated 5 years ago
Alternatives and similar repositories for pano_man:
Users that are interested in pano_man are comparing it to the libraries listed below
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- f8 architecture documentation☆17Updated this week
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated 2 months ago
- What's the simplest CPU you can build?☆34Updated 10 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 4 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆22Updated 4 years ago
- Demo of hdmi on at 720p with VGA-compatible text mode and sound☆26Updated 2 years ago
- J-core SOC for ice40 FPGA☆19Updated 5 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated 2 years ago
- Designing Video Game Hardware in Verilog☆26Updated 5 years ago
- Awesome projects using the Amaranth HDL☆13Updated last month
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆51Updated 4 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- VHDL model of TMS5220 voice synthesizer processor☆20Updated 2 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- A bit-serial CPU☆18Updated 5 years ago
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- FPGA examples for 8bitworkshop.com☆29Updated 5 years ago