skiphansen / pano_man
Simulation of the classic Pacman arcade game on a PanoLogic thin client.
☆33Updated 5 years ago
Alternatives and similar repositories for pano_man:
Users that are interested in pano_man are comparing it to the libraries listed below
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated 2 months ago
- What's the simplest CPU you can build?☆34Updated 10 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.☆49Updated 9 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Kakao Linux☆33Updated last month
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- SNES SPC music player for Tang Nano 20k☆20Updated last year
- Open source hardware down to the chip level!☆30Updated 3 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆21Updated 3 years ago
- ISA card expansion for LPC and Glasgow☆10Updated 5 years ago
- J-core SOC for ice40 FPGA☆19Updated 5 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Assembler for Lion CPU☆10Updated last year
- Z80 CPU + UART + Timer + I/O Ports coded in VHDL and implemented for the Lattice iCE40-hx8k dev board☆9Updated 8 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆13Updated 11 months ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆22Updated 4 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆18Updated last year