skiphansen / pano_manLinks
Simulation of the classic Pacman arcade game on a PanoLogic thin client.
☆34Updated 6 years ago
Alternatives and similar repositories for pano_man
Users that are interested in pano_man are comparing it to the libraries listed below
Sorting:
- What's the simplest CPU you can build?☆36Updated 11 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- Isle FPGA Computer☆71Updated 3 weeks ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆17Updated last year
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27Updated 3 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆28Updated 5 years ago
- Kakao Linux☆39Updated 8 months ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 4 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆15Updated 6 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated last month
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- Designing Video Game Hardware in Verilog☆27Updated 6 years ago
- Learn how to create your own 32-bit system from scratch.☆14Updated 3 years ago
- Efficient implementations of the transcendental functions☆28Updated 9 years ago
- J-core SOC for ice40 FPGA☆20Updated 6 years ago
- 3D games console based on RP2040 and iCE40 UP5k☆49Updated 4 years ago
- A pipelined 80286-class FPGA softcore CPU☆24Updated 7 months ago
- ☆16Updated last year
- J-Core J2/J32 5 stage pipeline CPU core☆61Updated 5 years ago
- A small 6502 system with MS BASIC in ROM☆54Updated 6 years ago
- Website documenting a hardware project from the 1990s.☆78Updated 2 years ago
- A very simple RISC-V ISA emulator.☆39Updated 5 years ago
- ☆31Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆48Updated 5 months ago
- TV80 Z80-compatible microprocessor☆54Updated 5 years ago
- A bit-serial CPU☆19Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago