skiphansen / pano_man
Simulation of the classic Pacman arcade game on a PanoLogic thin client.
☆33Updated 5 years ago
Alternatives and similar repositories for pano_man:
Users that are interested in pano_man are comparing it to the libraries listed below
- VGA-compatible text mode functionality☆16Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- What's the simplest CPU you can build?☆34Updated 10 years ago
- J-core SOC for ice40 FPGA☆19Updated 5 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 2 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆30Updated last month
- Network based loader and flasher for Pano G2 devices☆15Updated last year
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Updated 7 years ago
- J-Core SoC Base Platfrom. Top level for FPGA platforms, pulls in CPU, BootROM and various IP blocks.☆22Updated 4 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Andy's Workshop Sprite Engine☆45Updated 10 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- Designing Video Game Hardware in Verilog☆26Updated 5 years ago
- A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.☆49Updated 9 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- The binaries for SaxonSoc Linux and other configurations☆17Updated last year
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆13Updated 10 months ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago
- Formally-verified Z80 core written using nMigen☆11Updated 5 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆50Updated 4 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- ice40 UltraPlus demos☆16Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Prebuilt images for Linux for the Pano Logic G2☆13Updated last year
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆10Updated 5 years ago
- Kakao Linux☆32Updated 3 weeks ago