skiphansen / pano_manLinks
Simulation of the classic Pacman arcade game on a PanoLogic thin client.
☆34Updated 5 years ago
Alternatives and similar repositories for pano_man
Users that are interested in pano_man are comparing it to the libraries listed below
Sorting:
- What's the simplest CPU you can build?☆35Updated 10 years ago
- VGA-compatible text mode functionality☆17Updated 5 years ago
- W65C832 (32 bit 6502) in an FPGA.☆24Updated 3 weeks ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆15Updated last year
- Learn how to create your own 32-bit system from scratch.☆13Updated 3 years ago
- Kakao Linux☆36Updated 2 months ago
- 3D games console based on RP2040 and iCE40 UP5k☆48Updated 4 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆26Updated 3 years ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 8 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆12Updated 6 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- A small 6502 system with MS BASIC in ROM☆54Updated 6 years ago
- J-Core J2/J32 5 stage pipeline CPU core☆53Updated 4 years ago
- Designing Video Game Hardware in Verilog☆27Updated 5 years ago
- FPGA 80186 IBM PC compatible system for Altera Cyclone IV (EP4CE15F23/EP4CE55F23)☆23Updated 3 years ago
- ☆29Updated 7 months ago
- Documenting the Microchip (Atmel) ATF15xx CPLD fuse maps and programming algorithms☆59Updated last month
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- A bit-serial CPU☆19Updated 5 years ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 4 years ago
- Verilog VGA font generator 8 by 16 pixels☆15Updated 3 years ago
- Versatile tool to untangle wires. Made by chip researchers - for chip researchers. This means that the utility is wildly custom and incom…☆54Updated 4 months ago
- Assembler for a 1 bit processor made around a ROM chip☆38Updated last year
- Website documenting a hardware project from the 1990s.☆76Updated 2 years ago
- An experimental CPU core with 8-bit instruction words and 32-bit registers☆18Updated 2 months ago
- J-core SOC for ice40 FPGA☆20Updated 5 years ago
- 🔌 CPU86 - Free VHDL CPU8088 IP core - ported to Papilio and Max1000 FPGA☆45Updated 7 months ago
- TI-99/4A FPGA implementation for the Icestorm toolchain☆18Updated 6 months ago
- Open source hardware down to the chip level!☆30Updated 3 years ago