skiphansen / pano_manLinks
Simulation of the classic Pacman arcade game on a PanoLogic thin client.
☆34Updated 6 years ago
Alternatives and similar repositories for pano_man
Users that are interested in pano_man are comparing it to the libraries listed below
Sorting:
- VGA-compatible text mode functionality☆17Updated 5 years ago
- What's the simplest CPU you can build?☆36Updated 11 years ago
- Minimig project example for FleaFPGA Ohm Experimenter Board☆27Updated 3 years ago
- Motorola 68000 (32 bit with unneeded instructions removed) in an FPGA.☆16Updated last year
- Learn how to create your own 32-bit system from scratch.☆14Updated 3 years ago
- Isle FPGA Computer☆60Updated 2 weeks ago
- 3D games console based on RP2040 and iCE40 UP5k☆49Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆36Updated 2 years ago
- Designing Video Game Hardware in Verilog☆27Updated 6 years ago
- ☆31Updated last year
- Kakao Linux☆38Updated 7 months ago
- Minimal ZX Spectrum for Ulx3s ECP5 board☆12Updated 5 years ago
- A collection of arcade games targeted for Papilio FPGA boards. Many of the games are from FPGAArcade.com.☆50Updated 10 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- A small 6502 system with MS BASIC in ROM☆54Updated 6 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 5 years ago
- Website documenting a hardware project from the 1990s.☆77Updated 2 years ago
- A simple 6502 system built on a Lattice Ultra Plus 5k FPGA☆14Updated 6 years ago
- 80486 on the Sipeed Tang Console 138K FPGA☆94Updated 3 weeks ago
- Microprogrammed 65C02-compatible FPGA Processor Core (Verilog-2001)☆55Updated 9 years ago
- Andy's Workshop Sprite Engine☆46Updated 11 years ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆38Updated 3 years ago
- Assembler for a 1 bit processor made around a ROM chip☆39Updated last year
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 7 years ago
- ☆16Updated 11 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated last year
- f8 architecture documentation☆19Updated 3 months ago
- J-core SOC for ice40 FPGA☆20Updated 6 years ago
- A pipelined 80286-class FPGA softcore CPU☆24Updated 6 months ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Updated 7 years ago