Wishbone controller for a MEMs microphone
☆16Mar 18, 2020Updated 6 years ago
Alternatives and similar repositories for wbpmic
Users that are interested in wbpmic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A simple spidergon network-on-chip with wormhole switching feature☆13Mar 22, 2021Updated 5 years ago
- APB4 Multiplexor☆15May 10, 2024Updated 2 years ago
- Macintosh 128 on the Ulx3s ECP5 FPGA☆12Aug 8, 2022Updated 4 years ago
- The binaries for SaxonSoc Linux and other configurations☆18Mar 23, 2023Updated 3 years ago
- Browse my kindle highlights or the scripts I use to maintain them☆11Jan 7, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆21Nov 13, 2024Updated last year
- A wishbone controlled PWM (audio) controller☆19Jan 16, 2024Updated 2 years ago
- A complete UVM verification testbench for FIFO☆14Mar 21, 2016Updated 10 years ago
- Bit streams forthe Ulx3s ECP5 device☆19Apr 9, 2023Updated 3 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆24May 11, 2021Updated 5 years ago
- Collection of IPs based on AMBA (AHB, APB, AXI) protocols☆19Feb 1, 2017Updated 9 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆25Jul 6, 2018Updated 8 years ago
- A Real Time Clock core for FPGA's☆31Jan 17, 2024Updated 2 years ago
- Create Anki flashcards and markdown files from your Kindle notes/highlights.☆16May 16, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- APB Timer Unit☆14Oct 30, 2025Updated 11 months ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 12 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Mar 17, 2023Updated 3 years ago
- Verilog design files and Icestudio file for Sobel Edge Detection with OV7670 camera using ULX3S FPGA Board☆21Nov 17, 2021Updated 4 years ago
- A minimalistic busybox linux install☆16Mar 13, 2026Updated 7 months ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆71Jun 24, 2024Updated 2 years ago
- ☆10Jan 2, 2024Updated 2 years ago
- Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach.☆24Dec 27, 2022Updated 3 years ago
- Standalone C++ HID report protocol/descriptor library☆15Oct 5, 2026Updated last week
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆14Mar 22, 2024Updated 2 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆13Aug 30, 2022Updated 4 years ago
- Use FPGA to Transfer Image with Gigabits Ethernet☆20Dec 2, 2020Updated 5 years ago
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- ☆16Apr 10, 2025Updated last year
- RISC-V Processor Implementation (RV32IM, TileLink-UL)☆26Apr 9, 2026Updated 6 months ago
- Parse hardware design information to generate project specific machine configuration☆19Sep 9, 2026Updated last month
- APB Logic☆29Sep 24, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Computer architecture learning environment using FPGAs☆15May 17, 2021Updated 5 years ago
- A C++ event-driven execution platform.☆19Mar 19, 2026Updated 6 months ago
- Open Source Layouts, Footprints, Schematics, Libraries, ... for Cadence Products☆12Sep 13, 2022Updated 4 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆268Apr 18, 2024Updated 2 years ago
- PCB files for the IS31FL3731 CharliePlex LED Breakouts☆10Dec 21, 2022Updated 3 years ago
- ☆12Dec 23, 2018Updated 7 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆16Nov 4, 2020Updated 5 years ago