ZipCPU / wbpmic
Wishbone controller for a MEMs microphone
☆14Updated 5 years ago
Alternatives and similar repositories for wbpmic
Users that are interested in wbpmic are comparing it to the libraries listed below
Sorting:
- A wishbone controlled PWM (audio) controller☆17Updated last year
- Wishbone controlled I2C controllers☆49Updated 6 months ago
- CMod-S6 SoC☆41Updated 7 years ago
- ☆17Updated 2 years ago
- A ZipCPU SoC for the Nexys Video board supporting video functionality☆17Updated 6 months ago
- Sigma-Delta Analog to Digital Converter in FPGA (VHDL)☆16Updated 7 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Updated 9 years ago
- GUI for SymbiYosys☆15Updated last year
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Example Hazard3 + OpenDAP RISC-V SWD SoC integration☆9Updated 2 years ago
- RISC-V compliant Timer IP☆12Updated last year
- IP submodules, formatted for easier CI integration☆29Updated last year
- SPI core☆15Updated 5 years ago
- Yosys Plugins☆21Updated 5 years ago
- USB 1.1 Device IP Core☆21Updated 7 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆11Updated last year
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆27Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 4 years ago
- Project which creates an analogic sine signal from an architecture that involves FPGA. It were used a DDS core to generate the sine and S…☆14Updated 11 years ago
- Time to Digital Converter (TDC)☆30Updated 4 years ago
- SoC based on SERV, Olof Kindgren's bit-serial RISC-V processor. Provides Execute in Place (XiP) from Flash.☆31Updated 4 years ago
- Verilog IP Cores & Tests☆13Updated 7 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆21Updated 4 years ago
- Programmable multichannel ADPCM decoder for FPGA☆23Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆29Updated 2 years ago
- Control a MIPI Camera over I2C☆21Updated 4 years ago
- NeTV2 SoC based on LiteX☆16Updated 6 years ago
- Universal Advanced JTAG Debug Interface☆17Updated last year
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ArtyS7-50 VexRiscV LiteX SoC using multiple Ethernet Interface☆13Updated 4 years ago