Alternatives and similar repositories for f4pga-examples

Users that are interested in f4pga-examples are comparing it to the libraries listed below

• OpenCAPI / omi_device_ice
  An example OMI Device FPGA with 2 DDR4 memory ports
  ☆16Updated 2 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated 3 months ago
• tommythorn / tinytapeout-4-bit-cpu
  A design for TinyTapeout
  ☆16Updated 2 years ago
• jbush001 / MiteCPU
  Minimal microprocessor
  ☆21Updated 8 years ago
• freecores / mmuart
  Simple RS232 UART
  ☆12Updated 9 years ago
• stacksmith / fpgasm
  FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)
  ☆53Updated 3 years ago
• JohnDRO / Golirev-IDE
  An online Verilog IDE based on YosysJS.
  ☆24Updated 9 years ago
• stevehoover / 1st-CLaaS
  Developing Smith Waterman accelerators on F1 instances using 1st CLaaS
  ☆12Updated 2 years ago
• freecores / ps2
  PS2 interface
  ☆19Updated 7 years ago
• efabless / ravenna
  32-bit RISC-V microcontroller
  ☆10Updated 3 years ago
• chipsalliance / f4pga-xc-fasm2bels
  Library to convert a FASM file into BELs importable into Vivado.
  ☆13Updated last year
• rochus-keller / Verilog
  This is the Verilog 2005 parser used by VerilogCreator
  ☆13Updated 6 years ago
• gsomlo / yoloRISC
  A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga
  ☆26Updated 5 years ago
• shalan / Chameleon_SoC
  AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...
  ☆13Updated 3 months ago
• umarcor / SIEAV
  Co-simulation and behavioural verification with VHDL, C/C++ and Python/m
  ☆13Updated this week
• JohnDMcMaster / project2064
  XC2064 bitstream documentation
  ☆17Updated 6 years ago
• antonblanchard / microwatt-mpw1
  The 64 bit OpenPOWER Microwatt core, MPW1 tape out
  ☆16Updated 3 years ago
• lawrie / ulx3s_zx_spectrum
  Minimal ZX Spectrum for Ulx3s ECP5 board
  ☆12Updated 5 years ago
• lawrie / ulx3s_bit_streams
  Bit streams forthe Ulx3s ECP5 device
  ☆17Updated 2 years ago
• YosysHQ / yosys-bench
  Benchmarks for Yosys development
  ☆24Updated 5 years ago
• fusesoc / fusesoc-generators
  A collection of core generators to use with FuseSoC
  ☆16Updated 10 months ago
• YosysHQ / sby-gui
  GUI for SymbiYosys
  ☆15Updated last year
• YosysHQ / yosys-plugins
  Yosys Plugins
  ☆21Updated 5 years ago
• dawsonjon / chips_v
  RISC-V System on Chip Builder
  ☆12Updated 4 years ago
• waviousllc / wav-lpddr-sw
  Wavious DDR (WDDR) Physical interface (PHY) Software
  ☆20Updated 3 years ago
• litex-hub / zephyr-on-litex-vexriscv
  ☆14Updated this week
• fiberhood / MorphleLogic
  Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD
  ☆23Updated 2 years ago
• riscvarchive / riscv-zfinx
  ☆12Updated last year
• libresilicon / coriolis
  autorouter forked from https://www-soc.lip6.fr/git/coriolis.git
  ☆15Updated 7 years ago
• antmicro / virtex-ultrascale-pcie
  ☆14Updated last year