antmicro / f4pga-examplesLinks
☆12Updated last year
Alternatives and similar repositories for f4pga-examples
Users that are interested in f4pga-examples are comparing it to the libraries listed below
Sorting:
- S3GA: a simple scalable serial FPGA☆10Updated 2 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- This repository contains iCEBreaker examples for Amaranth HDL.☆38Updated last year
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- IRSIM switch-level simulator for digital circuits☆34Updated last month
- snap package for nextpnr PnR FPGA toolchain for Xilinx 7 series FPGAs, with Spartan7, Artix7, Zynq7 and Kintex7 support☆28Updated 10 months ago
- Documenting the Lattice ECP5 bit-stream format.☆54Updated 2 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆13Updated 4 years ago
- Morphle Logic V1.0, an open hardware asynchronous runtime reconfigurable array ARRA or PPL,FPGA,CPLD☆21Updated 2 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- Bit streams forthe Ulx3s ECP5 device☆17Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆16Updated 2 years ago
- A design for TinyTapeout☆16Updated 2 years ago
- ULX3S FPGA, RISC-V, ESP32 toolchain installer scripts☆39Updated 4 years ago
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Reusable Verilog 2005 components for FPGA designs☆43Updated 3 months ago
- Co-simulation and behavioural verification with VHDL, C/C++ and Python/m☆13Updated this week
- Simple RS232 UART☆12Updated 9 years ago
- A blinky project for the ULX3S v3.0.3 FPGA board☆16Updated 6 years ago
- SPI core☆15Updated 5 years ago
- Digital Circuit rendering engine☆39Updated last year
- Program Lattice MachXO2/3 with CircuitPython☆12Updated 5 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆12Updated 2 years ago
- ☆18Updated 4 years ago
- FPGA Odysseus with ULX3S☆65Updated last year
- ☆26Updated 5 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 3 years ago
- ☆14Updated last year