elvizcacho / ReedSolomon
Implementation of a reconfigurable coder and decoder Reed-Solomon on a FPGA
☆10Updated 10 years ago
Alternatives and similar repositories for ReedSolomon:
Users that are interested in ReedSolomon are comparing it to the libraries listed below
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆18Updated last year
- Gaussian noise generator Verilog IP core☆30Updated last year
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆62Updated last year
- ☆16Updated 2 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- 通过调试ADRV9009和AD9371对jesd204b知识点作进一步学习和总结☆22Updated 5 years ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago
- IEEE 802.11 OFDM-based transceiver system☆33Updated 7 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆38Updated 2 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆28Updated 5 months ago
- ☆14Updated 3 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- USB -> AXI Debug Bridge☆36Updated 3 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- An RFSoC Frequency Planner developed using Python.☆24Updated last year
- ☆13Updated 7 years ago
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆55Updated 5 years ago
- 新一代北斗卫星导航监测接收机的FPGA实现☆26Updated 8 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Verilog based BCH encoder/decoder☆119Updated 2 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- A collection of phase locked loop (PLL) related projects☆103Updated last year