elvizcacho / ReedSolomon
Implementation of a reconfigurable coder and decoder Reed-Solomon on a FPGA
☆10Updated 10 years ago
Alternatives and similar repositories for ReedSolomon:
Users that are interested in ReedSolomon are comparing it to the libraries listed below
- Playground for implementing LDPC codes on FPGA☆15Updated 2 years ago
- DVB-S2 LDPC Decoder☆27Updated 10 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆17Updated 11 months ago
- SISO vector decoder for IRA-LDPC codes in VHDL☆11Updated 2 years ago
- ☆14Updated 3 years ago
- Wi-Fi LDPC codec Verilog IP core☆17Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆26Updated 4 months ago
- ☆27Updated 4 years ago
- The source codes of the fast x86 LDPC decoder published☆25Updated 4 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆37Updated 2 years ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆59Updated last year
- This repository contains verilog files to implement Reed Solomon encoding and decoding on FPGA. Each symbol is of 8 bits. Message length …☆24Updated 5 years ago
- Verilog IP Cores & Tests☆13Updated 6 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- USB -> AXI Debug Bridge☆35Updated 3 years ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆37Updated 5 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated 11 months ago
- ☆25Updated last year
- Various projects of SPI loader module for xilinx fpga☆28Updated 4 years ago
- Gaussian noise generator Verilog IP core☆30Updated last year
- VHDL PCIe Transceiver☆26Updated 4 years ago
- IEEE 802.16 OFDM-based transceiver system☆22Updated 5 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆13Updated 4 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆16Updated 3 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆42Updated 9 years ago
- development interface mil-std-1553b for system on chip☆21Updated 7 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago