elvizcacho / ReedSolomon
Implementation of a reconfigurable coder and decoder Reed-Solomon on a FPGA
☆10Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for ReedSolomon
- Playground for implementing LDPC codes on FPGA☆15Updated last year
- DVB-S2 LDPC Decoder☆25Updated 10 years ago
- Polar Codes Implementation on Vhdl☆12Updated 8 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆45Updated 8 months ago
- Verilog Forward Error Correction Archive: BOX-Muller for fast AWGN generation, Universal Demapper from BPSK to QAM-512, different Forward…☆54Updated last year
- IEEE 802.11 OFDM-based transceiver system☆31Updated 6 years ago
- A collection of phase locked loop (PLL) related projects☆99Updated 10 months ago
- Full piplined LDPC decoder (IEEE 802.16e) implement in FPGA using Xilinx HLS(C synthesis to Verilog Codes)..☆36Updated 5 years ago
- XDMA PCIe to DDR4 and GPIO and BRAM for the Innova-2 Flex XCKU15P FPGA☆15Updated 8 months ago
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆87Updated 5 months ago
- IEEE 802.16 OFDM-based transceiver system☆21Updated 5 years ago
- Hardware Viterbi Decoder in verilog☆22Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆21Updated last month
- VHDL PCIe Transceiver☆26Updated 4 years ago
- AXI4-Compatible Verilog Cores, along with some helper modules.☆15Updated 4 years ago
- Verilog based BCH encoder/decoder☆114Updated 2 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆36Updated 2 years ago
- Triple Modular Redundancy☆24Updated 5 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆52Updated 5 years ago
- UDP-IP stack accelerator and is able to send and receive data through Ethernet link☆19Updated 5 months ago
- development interface mil-std-1553b for system on chip☆19Updated 6 years ago
- Gaussian noise generator Verilog IP core☆28Updated last year
- A project demonstrate how to config ad9361 to TX mode and how to transmit MSK☆52Updated 5 years ago
- Groundhog - Serial ATA Host Bus Adapter☆21Updated 6 years ago
- Floating point Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source lang. - VHDL).☆55Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆77Updated last year
- Wi-Fi LDPC codec Verilog IP core☆15Updated 5 years ago
- The source codes of the fast x86 LDPC decoder published☆25Updated 4 years ago
- A High-Throughput Oversampled Polyphase Filter Bank Using Vivado HLS and PYNQ on a RFSoC☆24Updated 2 months ago