vasanza / MSI-VHDL
☆21Updated last year
Alternatives and similar repositories for MSI-VHDL:
Users that are interested in MSI-VHDL are comparing it to the libraries listed below
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆16Updated this week
- ☆28Updated 11 months ago
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 4 months ago
- A collection of HLS IP designs for Zybo-Z2☆9Updated 2 years ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- ☆13Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆35Updated 2 years ago
- Summer School Week 1 & 2 repo☆11Updated 2 years ago
- The verilog code together with cocotb testbench of BFU unit of a DIF FFT processor☆14Updated last year
- A getting started presentation (with examples) about how to use FLOSS for FPGA development.☆35Updated last year
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 weeks ago
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆58Updated 4 months ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- CES VHDL utility library, with packages, memories, FIFOs, Clock Domain Crossing and more useful VHDL modules☆11Updated 3 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆27Updated 2 months ago
- PQR5ASM is a RISC-V Assembler compliant with RV32I☆17Updated 5 months ago
- A Barrel design of RV32I☆22Updated last year
- ☆12Updated 8 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆17Updated 2 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Updated 2 years ago
- ☆14Updated 11 months ago
- Open FPGA Modules☆23Updated 5 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆24Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated last month
- Slides and material for Xilinx bootcamp☆20Updated 3 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- high level VHDL floating point library for synthesis in fpga☆15Updated last month
- ☆33Updated last year
- A compact, configurable RISC-V core☆11Updated last week