vasanza / MSI-VHDLLinks
☆23Updated last year
Alternatives and similar repositories for MSI-VHDL
Users that are interested in MSI-VHDL are comparing it to the libraries listed below
Sorting:
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 3 months ago
- Analog and power building blocks for sky130 pdk☆20Updated 4 years ago
- A current mode buck converter on the SKY130 PDK☆27Updated 4 years ago
- Slides and material for Xilinx bootcamp☆22Updated 3 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆35Updated this week
- IHP Open source SG13G2 Tape Out on April 2025 [Testfield T586]☆12Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆49Updated 2 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆45Updated 2 years ago
- 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit☆13Updated this week
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 7 months ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆19Updated 2 years ago
- A collection of HLS IP designs for Zybo-Z2☆9Updated 2 years ago
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 2 months ago
- A library of verilog and vhdl modules☆15Updated 6 years ago
- The Open Source Hardware Accelerator for Efficient Neural Network Inference☆46Updated this week
- Open-source RHBD (Radiation Hardened by Design) Standard-Cell Library for SKY130☆8Updated last month
- The Repository contains the code of various Digital Circuits☆11Updated last year
- ☆14Updated last year
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆48Updated last month
- Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS )☆60Updated 8 months ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆23Updated last year
- Drawio => VHDL and Verilog☆56Updated last year
- Summer School Week 1 & 2 repo☆11Updated 3 years ago
- SAR ADC on tiny tapeout☆42Updated 5 months ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆29Updated 6 months ago
- This repository contains the design and simulation process and results of potentiometric digital to analog converter.☆15Updated 4 years ago
- RISC-V soft-core PEs for TaPaSCo☆22Updated last year