pavel-demin / eclypse-z7-notesLinks
Notes on the Eclypse Z7 development board
☆14Updated last month
Alternatives and similar repositories for eclypse-z7-notes
Users that are interested in eclypse-z7-notes are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated last week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆86Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆31Updated 3 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- FTDI-based JTAG Programmer Circuit for FPGAs☆40Updated 6 months ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆107Updated 5 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆111Updated 9 years ago
- Digital FM Radio Receiver for FPGA☆63Updated 9 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆71Updated 8 years ago
- Prototype phase noise analyzer☆20Updated 5 years ago
- LimeSDR XTRX gateware project.☆19Updated 3 months ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆18Updated 11 years ago
- AD9361 based USB3 SDR☆119Updated 8 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆56Updated 2 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated last week
- UART to AXI Stream interface written in VHDL☆17Updated 3 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆57Updated 2 years ago
- Simple projects for the RedPitaya board that illustrate the use of standard IPs from Vivado in combination with modules written in Verilo…☆16Updated 4 months ago
- migen + misoc + redpitaya = digital servo☆41Updated 6 years ago
- sump3 logic analyzer☆31Updated last week
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- 4 port eCal module☆106Updated 4 months ago
- FPGA-Based DIY Function Generator☆58Updated 5 years ago
- LiteX based FPGA gateware for Thunderscope.☆26Updated 2 weeks ago
- A collection of demonstration digital filters☆161Updated last year