pavel-demin / eclypse-z7-notes
Notes on the Eclypse Z7 development board
☆12Updated last month
Alternatives and similar repositories for eclypse-z7-notes:
Users that are interested in eclypse-z7-notes are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆51Updated last week
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆85Updated 4 months ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆64Updated 7 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- 4 port eCal module☆69Updated last week
- Prototype phase noise analyzer☆19Updated 4 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆36Updated this week
- AD9361 based USB3 SDR☆100Updated 7 years ago
- pynq framework for antsdr☆34Updated 8 months ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆73Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆79Updated last year
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆108Updated 3 years ago
- ☆40Updated 11 months ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆19Updated 6 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆42Updated 3 years ago
- 16-APSK DVB-S2 Transmitter for BladeRF☆20Updated 2 years ago
- A fully-integrated FT8 protocol receiver on 130nm CMOS☆58Updated 2 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆70Updated 7 months ago
- ☆103Updated 2 years ago
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆59Updated 2 years ago
- Small footprint and configurable JESD204B core☆40Updated 3 weeks ago
- LimeSDR XTRX gateware project.☆16Updated 2 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆32Updated this week
- migen + misoc + redpitaya = digital servo☆36Updated 6 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆76Updated last year
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆30Updated 4 years ago