pavel-demin / eclypse-z7-notes

Related projects ⓘ

Alternatives and complementary repositories for eclypse-z7-notes

• oscimp / oscimpDigital
  OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing
  ☆49Updated 2 weeks ago
• daveshah1 / RFToolSDR
  AD9361 based USB3 SDR
  ☆98Updated 7 years ago
• loxodes / phasenoise
  Prototype phase noise analyzer
  ☆18Updated 3 years ago
• davemuscle / sigma_delta_converters
  Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components
  ☆55Updated 2 years ago
• hamsternz / MMCM_GPSDO
  An all-digital GPS disciplined oscillator using MMCM phase shift.
  ☆27Updated 2 years ago
• fcayci / vhdl-axis-uart
  UART to AXI Stream interface written in VHDL
  ☆16Updated 2 years ago
• amaranth-farm / amlib
  assorted library of utility cores for amaranth HDL
  ☆81Updated 2 months ago
• jankae / LibreCAL
  4 port eCal module
  ☆67Updated 3 weeks ago
• Victoromoniyi / gr-litex
  LiteX Accelerator Block for GNU Radio
  ☆24Updated 2 years ago
• MicroPhase / antsdr-pynq
  pynq framework for antsdr
  ☆33Updated 5 months ago
• j-marjanovic / ocs-tray-mezzanine-adapter
  PCIe adapter for an FPGA accelerator for Open CloudServer
  ☆21Updated 4 years ago
• marsiau / PYNQ-RTL-SDR
  A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR
  ☆18Updated 5 years ago
• HarmonInstruments / verilog
  ☆20Updated 2 years ago
• myriadrf / LimeSDR-XTRX_GW
  LimeSDR XTRX gateware project.
  ☆16Updated last month
• harveenk / PynqRadio
  Skeletal repository for GNU Radio WBFM implementation on Pynq board
  ☆13Updated 7 years ago
• oscimp / PlutoSDR
  BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq
  ☆35Updated 3 weeks ago
• Radio-Stack / caravel_ft8_receiver
  A fully-integrated FT8 protocol receiver on 130nm CMOS
  ☆58Updated 2 years ago
• freecores / pid_controller
  PID controller
  ☆17Updated 10 years ago
• MorrisMA / 1PPS-DPLL
  DPLL for phase-locking to 1PPS signal
  ☆28Updated 8 years ago
• laurencebarker / Saturn
  Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM
  ☆33Updated this week
• srsran / zynq_timestamping
  Open source Zynq timestamping implementation from Software Radio Systems (SRS)
  ☆61Updated last year
• owocomm-0 / fpga-fft
  A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm
  ☆106Updated 3 years ago
• dawsonjon / FPGA-radio
  Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC
  ☆84Updated 8 years ago
• pergola-fpga / pergola
  Low-cost ECP5 FPGA development board
  ☆76Updated 4 years ago
• lambdaconcept / usbsniffer
  Gateware for USB2Sniffer
  ☆25Updated 3 years ago
• quartiq / redpid
  migen + misoc + redpitaya = digital servo
  ☆36Updated 5 years ago
• enjoy-digital / litejesd204b
  Small footprint and configurable JESD204B core
  ☆40Updated last month
• OpenResearchInstitute / DVB-receiver
  Work being done on the DVB-receiver for Phase 4 Ground.
  ☆58Updated last year
• TAPR / OpenHPSDR-SVN
  ☆27Updated 5 years ago
• catkira / CIC
  HDL code for a complex multiplier with AXI stream interface
  ☆16Updated last year