pavel-demin / eclypse-z7-notes
Notes on the Eclypse Z7 development board
☆13Updated 2 months ago
Alternatives and similar repositories for eclypse-z7-notes
Users that are interested in eclypse-z7-notes are comparing it to the libraries listed below
Sorting:
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆29Updated 2 years ago
- assorted library of utility cores for amaranth HDL☆88Updated 7 months ago
- Prototype phase noise analyzer☆19Updated 4 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- LimeSDR XTRX gateware project.☆16Updated 3 months ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated last month
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆64Updated 3 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆41Updated 2 weeks ago
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆20Updated 6 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆68Updated 7 years ago
- VHDL Modules☆24Updated 10 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆96Updated 8 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆43Updated 6 months ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- Yet Another XC7Z010 Board☆17Updated 3 years ago
- pynq framework for antsdr☆34Updated 11 months ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆113Updated 4 years ago
- RFSoC Spectrum Analyser Module on PYNQ.☆77Updated 10 months ago
- Artix7 SOM☆18Updated 8 months ago
- ☆45Updated 2 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated 2 years ago
- AD9361 based USB3 SDR☆111Updated 7 years ago
- Projects published on controlpaths.com and hackster.io☆40Updated 2 years ago
- PID controller☆20Updated 10 years ago
- ☆48Updated 4 years ago
- ☆19Updated last month
- Little handy Numerically controlled oscillator (NCO) Verilog RTL☆13Updated last year