pavel-demin / eclypse-z7-notesLinks
Notes on the Eclypse Z7 development board
☆14Updated 2 weeks ago
Alternatives and similar repositories for eclypse-z7-notes
Users that are interested in eclypse-z7-notes are comparing it to the libraries listed below
Sorting:
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆69Updated 3 years ago
- AD9361 based USB3 SDR☆115Updated 7 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆57Updated last week
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆115Updated 4 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆42Updated this week
- Prototype phase noise analyzer☆20Updated 4 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆21Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Digital FM Radio Receiver for FPGA☆61Updated 9 years ago
- Vivado and PetaLinux projects for Zynq EBAZ4205 Board☆83Updated 3 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆88Updated last year
- migen + misoc + redpitaya = digital servo☆40Updated 6 years ago
- assorted library of utility cores for amaranth HDL☆93Updated 10 months ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆106Updated 5 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆77Updated 5 years ago
- LoRa modulator implementation on Lattice ECP5 FPGA to interface with AT86RF215 I/Q Radio☆35Updated 5 months ago
- Skeletal repository for GNU Radio WBFM implementation on Pynq board☆13Updated 8 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆30Updated 2 years ago
- FPGA SDR platform: AD9963 + XC6SLX9 + CY7C68013☆17Updated 11 years ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆52Updated 6 years ago
- FPGA based transmitter☆99Updated 8 years ago
- ☆110Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- It started as some general experiments with RF stuff and gradually evolved into a (severely limited) spectrum analyzer.☆42Updated 6 years ago
- 5MHz to 2.1GHz RF Synthesizer with modulation capability☆50Updated 2 years ago
- Design files for sdr5 prototype (Zynq + AD9363)☆106Updated 5 years ago
- ☆45Updated 2 years ago