k0nze / zedboard_pl_to_ps_interrupt_example
Tutorial on how to use the PL to PS interrupt on the Zedboard
☆24Updated 7 years ago
Alternatives and similar repositories for zedboard_pl_to_ps_interrupt_example:
Users that are interested in zedboard_pl_to_ps_interrupt_example are comparing it to the libraries listed below
- Extensible FPGA control platform☆59Updated 2 years ago
- DPLL for phase-locking to 1PPS signal☆32Updated 8 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆67Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆94Updated 4 years ago
- VHDL Modules☆24Updated 10 years ago
- assorted library of utility cores for amaranth HDL☆87Updated 7 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 months ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆43Updated 3 years ago
- A collection of demonstration digital filters☆150Updated last year
- A series of CORDIC related projects☆103Updated 5 months ago
- Wishbone controlled I2C controllers☆49Updated 5 months ago
- A truly opensource camera serial interface. No frills. No backdoors that compromise security. Outstanding signal integrity. Hi-rez video …☆46Updated last month
- Slides and lab instructions for the mastering MicroBlaze session☆35Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆112Updated 4 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆55Updated this week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆42Updated last year
- An open-source HDL register code generator fast enough to run in real time.☆60Updated this week
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆63Updated 3 years ago
- OSVVM Documentation☆33Updated this week
- Vivado build system☆68Updated 4 months ago
- Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.☆58Updated 5 months ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 2 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 3 years ago
- ☆33Updated last year
- Python script to transform a VCD file to wavedrom format☆75Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆45Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆34Updated last year