k0nze / zedboard_pl_to_ps_interrupt_exampleLinks
Tutorial on how to use the PL to PS interrupt on the Zedboard
☆27Updated 8 years ago
Alternatives and similar repositories for zedboard_pl_to_ps_interrupt_example
Users that are interested in zedboard_pl_to_ps_interrupt_example are comparing it to the libraries listed below
Sorting:
- A collection of demonstration digital filters☆159Updated last year
- Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components☆76Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆124Updated 4 years ago
- A flexible and scalable development platform for modern FPGA projects.☆38Updated last month
- A series of CORDIC related projects☆119Updated last year
- DPLL for phase-locking to 1PPS signal☆34Updated 9 years ago
- This is a guide for bringing up custom ZYNQ boards. It covers test sequence, test method, common error situations and code and project th…☆70Updated 8 years ago
- Control and Status Register map generator for HDL projects☆128Updated 6 months ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆95Updated 5 years ago
- FPGA and Digital ASIC Build System☆80Updated last week
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆187Updated last week
- Python script to transform a VCD file to wavedrom format☆81Updated 3 years ago
- A collection of phase locked loop (PLL) related projects☆112Updated last year
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- ☆26Updated 2 years ago
- Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application☆65Updated 2 months ago
- Vivado build system☆69Updated 2 weeks ago
- QSPI flash support for Xilinx's Zynq devices☆25Updated 5 years ago
- A configurable C++ generator of pipelined Verilog FFT cores☆251Updated last year
- This is a wiki and code sharing for ZYNQ☆73Updated 9 years ago
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Altium Designer libraries for ANSI/VITA 57 FPGA Mezzanine Card (FMC) Standard☆45Updated 3 years ago
- assorted library of utility cores for amaranth HDL☆97Updated last year
- Migrated to Codeberg☆92Updated 8 years ago
- FPGA Logic Analyzer and GUI☆145Updated 2 years ago
- VHDL-2008 Support Library☆57Updated 9 years ago
- An open-source HDL register code generator fast enough to run in real time.☆76Updated this week
- Hardware description (VHDL) and configuration scripts (Python) of a versatile IIR Filter implemented as cascaded SOS/biquads. No vendor-s…☆21Updated 7 years ago
- A Python package to use FPGA development tools programmatically.☆142Updated 8 months ago