djzenma / RV32IC-CPUView external linksLinks
Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.
☆15May 29, 2020Updated 5 years ago
Alternatives and similar repositories for RV32IC-CPU
Users that are interested in RV32IC-CPU are comparing it to the libraries listed below
Sorting:
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆21Apr 13, 2023Updated 2 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 6 years ago
- my rc files☆12Mar 16, 2016Updated 9 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Feb 6, 2026Updated last week
- RISC-V bazel toolchains for GCC compilation☆13Apr 5, 2024Updated last year
- Nix derivations for EDA tools☆11Nov 19, 2025Updated 2 months ago
- ☆19Nov 20, 2025Updated 2 months ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11May 2, 2022Updated 3 years ago
- ☆12Sep 25, 2025Updated 4 months ago
- ☆12Jul 17, 2020Updated 5 years ago
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- Applications for OpenCL testing on Toradex Apalis iMX6Q☆12Dec 2, 2022Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- ☆10Dec 25, 2024Updated last year
- A Zig Shell☆13Jul 25, 2025Updated 6 months ago
- NAHO's dotfiles.☆12Feb 1, 2026Updated last week
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 9 months ago
- ☆12Feb 6, 2026Updated last week
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17May 19, 2025Updated 8 months ago
- ☆20Feb 5, 2026Updated last week
- A paper set about Machine Learning and Deep Learning.机器学习，深度学习等理论与应用☆11Jul 15, 2017Updated 8 years ago
- A Things 3 inspired Todo Application built leveraging Supabase C# and Blazor/Maui☆18Sep 16, 2023Updated 2 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 5 months ago
- ☆12Jun 26, 2020Updated 5 years ago
- available for the website of SHU☆13Jun 11, 2017Updated 8 years ago
- SISR: RDN & RCAN☆11Dec 23, 2024Updated last year
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- cocos2d for Python.☆11May 8, 2014Updated 11 years ago
- Microcontroller message bus☆11Apr 16, 2018Updated 7 years ago
- self implementation of DPPO, Distributed Proximal Policy Optimization, by using tensorflow☆12Sep 1, 2017Updated 8 years ago
- YOLOv2 for Golang☆13Apr 14, 2018Updated 7 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆13Mar 30, 2023Updated 2 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- LIDAR - LIDAR-Feature-Extraction-and-Classification☆11Jun 4, 2016Updated 9 years ago
- App for generating Routh-Hurwitz table☆16Aug 11, 2024Updated last year
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago