Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.
☆16May 29, 2020Updated 6 years ago
Alternatives and similar repositories for RV32IC-CPU
Users that are interested in RV32IC-CPU are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 6 years ago
- Bu depo TEKNOFEST 2023 Çip Tasarım Yarışması'nda Analog Tasarım ve Sayısal İşlemci Tasarımı kategorilerinde çeşitli dosyaları paylaşmak i…☆23Apr 13, 2023Updated 3 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆12May 6, 2019Updated 7 years ago
- Educational 16-bit MIPS Processor☆18Feb 16, 2019Updated 7 years ago
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Griffinfly is COSIC's submission to the ZPRIZE competition under the category, Accelerating NTT Operations on an FPGA by Michiel Van Beir…☆11Feb 13, 2023Updated 3 years ago
- OpenTestability is an open-source tool for structural analysis of digital circuits, enabling computation of SCOAP metrics, Controllibilit…☆19Aug 6, 2026Updated last week
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 5 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Radix-4 1024 point fft in verilog☆12Apr 29, 2020Updated 6 years ago
- Simodense: a RISC-V softcore for custom SIMD instructions☆17Aug 9, 2026Updated last week
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆12May 2, 2022Updated 4 years ago
- Hand Writing Digital Recognization Based on FPGA, we desiged a SoC embeded a Cortex M3 core and other peripherals，this SoC run a CNN. The…☆14Mar 30, 2023Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆12Dec 26, 2024Updated last year
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Matrix multiplication accelerator on ZYNQ SoC.☆13Apr 29, 2025Updated last year
- A collection of NRI samples demonstrating basic usage (also works as a test bench)☆59Jun 22, 2026Updated last month
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆13Aug 26, 2023Updated 2 years ago
- my rc files☆12Mar 16, 2016Updated 10 years ago
- Design consists of a 32-bit MIPS superscalar pipeline processor in functional Verilog. Runs a cache based memory system, a branch predict…☆15Oct 9, 2017Updated 8 years ago
- RTL implementation of a ray-tracing GPU☆16Dec 18, 2012Updated 13 years ago
- Our contribution to the AMD Open Hardware Contest: A ML-based Deep Packet Inspection for RDMA-networking on FPGAs☆13May 6, 2026Updated 3 months ago
- ☆20Feb 9, 2020Updated 6 years ago
- Cryptonight Monero Verilog code for ASIC☆20Mar 29, 2018Updated 8 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- LSTM neural network (verilog)☆16Dec 5, 2018Updated 7 years ago
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.☆22Apr 30, 2019Updated 7 years ago
- RISC-V Instruction Set Metadata☆42Oct 21, 2018Updated 7 years ago
- This repo is to inplemente the riscv soc on the xilinx pynq-z2 board☆12Dec 6, 2023Updated 2 years ago
- RISC-V soft-SoC extensible plaftorm for Xilinx FPGAs from University of Naples Federico II.☆18Apr 26, 2026Updated 3 months ago
- Latest PyTorch Implementation of DeltaGRU & DeltaLSTM that Exploits Temporal Sparsity in Sequential Data☆18Sep 30, 2023Updated 2 years ago
- FPT: a Fixed-Point Accelerator for Torus Fully Homomorphic Encryption☆30Sep 2, 2025Updated 11 months ago
- ☆17Jul 28, 2026Updated 3 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- MIPS R3000 processor verilog code to be synthesized on Spartan 3E FPGA board.☆25Oct 3, 2018Updated 7 years ago
- FleetRec: Large-Scale Recommendation Inference on Hybrid GPU-FPGA Clusters☆16May 26, 2021Updated 5 years ago
- A Zig Shell☆13Jul 25, 2025Updated last year
- ☆12Updated this week
- Simple framework & sandbox for NRI based apps☆34Jun 22, 2026Updated last month
- ☆23May 20, 2016Updated 10 years ago
- KV260 integration lane for PCCX™ v002 LLM IP-core bring-up, validation, and board/runtime evidence.☆17Jun 3, 2026Updated 2 months ago