Implementation of the RISC-V 32 bit Integer and Compressed Instructions in Verilog.
☆16May 29, 2020Updated 5 years ago
Alternatives and similar repositories for RV32IC-CPU
Users that are interested in RV32IC-CPU are comparing it to the libraries listed below
Sorting:
- This is the repository containing the implementation of sparse dense matrix multiplication for the matrix dimension of 560 x 560.☆10Jul 7, 2021Updated 4 years ago
- A vision transformer based framework for classifying executable images as benign or malicious☆10Mar 19, 2024Updated last year
- Fork of Triton repository for OpenXLA uses of the Triton language and compiler☆15Feb 24, 2026Updated last week
- RISC-V bazel toolchains for GCC compilation☆13Apr 5, 2024Updated last year
- AI assisted Shell, aka "Ash". Wraps around your existing shell and brings AI-LLM to the CLI for analyzing EDA files.☆28Updated this week
- A MIPS CPU with dual-issue, out-of-order, and 5-stage pipelines☆11Nov 28, 2019Updated 6 years ago
- Alpha64 R10000 Two-Way Superscalar Processor☆11May 6, 2019Updated 6 years ago
- ☆10Dec 25, 2024Updated last year
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Deep neural network inference transpiler tool for tflite and NNAPI☆12Jul 16, 2018Updated 7 years ago
- ☆12Jul 17, 2020Updated 5 years ago
- Anatomy of a powerhouse: SystemVerilog TPU based on Google TPU v1☆20Nov 9, 2025Updated 4 months ago
- 6-stage dual-issue in-order superscalar risc-v cpu with floating point unit☆14Updated this week
- Verilog code that does 2D Low Pass Filter on a greyscale image☆10Sep 22, 2015Updated 10 years ago
- ☆21Updated this week
- Applications for OpenCL testing on Toradex Apalis iMX6Q☆12Dec 2, 2022Updated 3 years ago
- Petri Net Simulator program☆10Nov 27, 2017Updated 8 years ago
- A parametric RTL code generator of an efficient integer MxM Systolic Array implementation for Xilinx FPGAs, with error detection capabili…☆14Aug 28, 2025Updated 6 months ago
- ☆15Oct 20, 2025Updated 4 months ago
- Part of paper: Massively Parallel Combinational Binary Neural Networks for Edge Processing☆12Jun 27, 2019Updated 6 years ago
- A Zig Shell☆13Jul 25, 2025Updated 7 months ago
- ☆12Feb 20, 2026Updated 2 weeks ago
- Matrix multiplication accelerator on ZYNQ SoC.☆12Apr 29, 2025Updated 10 months ago
- SystemVerilog implemention of the TAGE branch predictor☆13May 26, 2021Updated 4 years ago
- NAHO's dotfiles.☆12Mar 1, 2026Updated last week
- ☆21Updated this week
- Nix derivations for EDA tools☆12Nov 19, 2025Updated 3 months ago
- available for the website of SHU☆13Jun 11, 2017Updated 8 years ago
- SISR: RDN & RCAN☆11Dec 23, 2024Updated last year
- Pytorch implementation of Human-Level Control through Deep Reinforcement Learning☆11May 31, 2017Updated 8 years ago
- EPCC OpenACC Benchmarks☆19Sep 23, 2013Updated 12 years ago
- YOLOv2 for Golang☆13Apr 14, 2018Updated 7 years ago
- self implementation of DPPO, Distributed Proximal Policy Optimization, by using tensorflow☆12Sep 1, 2017Updated 8 years ago
- Microcontroller message bus☆11Apr 16, 2018Updated 7 years ago
- Neural Engine, 16 input channels☆16Oct 31, 2022Updated 3 years ago
- A Direct Memory Access Controller (DMAC) with AHB-lite bus interface☆17Oct 6, 2024Updated last year
- cocos2d for Python.☆11May 8, 2014Updated 11 years ago
- Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator☆12Aug 26, 2023Updated 2 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Mar 11, 2025Updated 11 months ago