A simple processor implemented in SystemC
☆26Dec 10, 2016Updated 9 years ago
Alternatives and similar repositories for processor_risc
Users that are interested in processor_risc are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…☆23Jun 21, 2011Updated 14 years ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 4 years ago
- This is the first step to implement RNN on FPGAs. All modules are heavily commented. We will use High-Level Synthesis to turn these code …☆24Jun 28, 2019Updated 6 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- C++ SystemC Implementation of a Systolic Array☆16May 15, 2020Updated 5 years ago
- ☆12Aug 25, 2019Updated 6 years ago
- ☆11Jun 11, 2021Updated 4 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆12Jan 28, 2019Updated 7 years ago
- ☆13Feb 6, 2021Updated 5 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- RISC-V SystemC-TLM simulator☆344Feb 20, 2026Updated last month
- Implementation of the OS-ROCKET algorithm for open set recognition for time series classifciation☆10Nov 21, 2021Updated 4 years ago
- ☆24May 6, 2025Updated 10 months ago
- A repository for SystemC Learning examples☆74Oct 25, 2022Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆19Dec 3, 2019Updated 6 years ago
- Archives of SystemC from The Ground Up Book Exercises☆34Nov 14, 2022Updated 3 years ago
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago
- A crypto accelerator written for HLS to an FPGA that actually makes it slower than running it on your computer☆18Dec 11, 2018Updated 7 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated 9 months ago
- Memory Compiler Tutorial☆14Oct 7, 2020Updated 5 years ago
- Data Structure and Algorithm with C (2021 Spring)☆11Jan 22, 2026Updated 2 months ago
- Whole house fan controller and temperature monitoring powered by the Raspberry Pi☆31Oct 6, 2018Updated 7 years ago
- Source code of the processing-in-memory simulator used in the GRIM-Filter paper published at BMC Genomics in 2018: "GRIM-Filter: Fast See…☆11Feb 5, 2018Updated 8 years ago
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆14Jul 14, 2019Updated 6 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆14Aug 23, 2024Updated last year
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆37Jun 21, 2023Updated 2 years ago
- 108下 計算機組織 Computer Organization 李毅郎☆11Feb 22, 2021Updated 5 years ago
- ☆12Apr 16, 2022Updated 3 years ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆14Sep 4, 2024Updated last year
- A cycle accurate emulator for the 6502 microprocessor☆18Oct 1, 2023Updated 2 years ago
- SystemC Configuration, Control and Inspection (CCI)☆19Nov 25, 2025Updated 3 months ago
- ☆11Nov 1, 2024Updated last year
- Verilog implementation of Bresenham's line drawing algorithm.☆13Nov 22, 2015Updated 10 years ago
- Lock free shared-memory library☆12Jan 3, 2017Updated 9 years ago
- 《自己动手写CPU》☆20Sep 6, 2021Updated 4 years ago