A simple processor implemented in SystemC
☆26Dec 10, 2016Updated 9 years ago
Alternatives and similar repositories for processor_risc
Users that are interested in processor_risc are comparing it to the libraries listed below
Sorting:
- This repository contains various patches to the OSCI systemc distribution to make it possible to compile the sources with latest GCC vers…☆23Jun 21, 2011Updated 14 years ago
- A high-performance hardware accelerator for compression/decompression algorithm library of zlib based on kunpeng processor☆17May 19, 2021Updated 4 years ago
- A transaction level model of a PCI express root complex implemented in systemc☆23Jun 16, 2014Updated 11 years ago
- Archives of SystemC from The Ground Up Book Exercises☆34Nov 14, 2022Updated 3 years ago
- DDR3 SDRAM Memory Controller Design & Synthesis using System Verilog☆32Nov 6, 2018Updated 7 years ago
- The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock…☆11May 8, 2025Updated 9 months ago
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- Reimplementation of NeRF (Neural Radiance Fields) (ECCV2020)☆10May 4, 2023Updated 2 years ago
- A high-performance C++20 cache simulator with power/area modeling, MESI coherence, prefetching, and multi-level hierarchy support for arc…☆12Feb 10, 2026Updated 2 weeks ago
- OpenTitan FI formal verification framework☆16Aug 29, 2023Updated 2 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆180Updated this week
- ☆12Aug 8, 2024Updated last year
- A DDR3 Controller that uses the Xilinx MIG-7 PHY to interface with DDR3 devices.☆11Aug 22, 2021Updated 4 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆13Jan 28, 2019Updated 7 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12May 24, 2019Updated 6 years ago
- DMA Project using Verilog HDL☆14Dec 26, 2019Updated 6 years ago
- Lock free shared-memory library☆12Jan 3, 2017Updated 9 years ago
- FPGA-based HyperLogLog Accelerator☆12Jul 13, 2020Updated 5 years ago
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆13Jun 7, 2025Updated 8 months ago
- NTU Computer Architecture 2021 - CPU with Single issue, L1-cache☆11Jan 24, 2022Updated 4 years ago
- ☆11Jun 11, 2021Updated 4 years ago
- RISC-V Confidential VM Extension☆13Jan 14, 2026Updated last month
- 作業系統實作☆13Apr 26, 2018Updated 7 years ago
- CASLab-GPU simulator in SystemC☆11May 29, 2020Updated 5 years ago
- ☆18May 5, 2022Updated 3 years ago
- DMA core compatible with AHB3-Lite☆10Mar 30, 2019Updated 6 years ago
- ☆27Apr 26, 2020Updated 5 years ago
- 交大電子所-積體電路實驗設計-李鎮宜教授☆14Sep 4, 2024Updated last year
- Implementation of the OS-ROCKET algorithm for open set recognition for time series classifciation☆10Nov 21, 2021Updated 4 years ago
- A new DRAM substrate that mitigates the excessive energy consumption from both (i) transmitting unused data on the memory channel and (i…☆13Aug 23, 2024Updated last year
- ☆12Apr 16, 2022Updated 3 years ago
- [ICCV' 23] FedPD: Federated Open Set Recognition with Parameter Disentanglement☆10Mar 25, 2024Updated last year
- Data Structure and Algorithm with C (2021 Spring)☆11Jan 22, 2026Updated last month
- Verilog implementation of Bresenham's line drawing algorithm.☆13Nov 22, 2015Updated 10 years ago
- ☆17Oct 28, 2024Updated last year
- This repository contains categorized multithreading problems in C++. Each example includes commented code and explanations to help unders…☆22Aug 26, 2025Updated 6 months ago
- Feature selection as reinforcement learning problem and performance comparison with traditional feature selection methods☆12May 15, 2019Updated 6 years ago
- ☆12May 21, 2020Updated 5 years ago
- ☆14Feb 13, 2022Updated 4 years ago