chuanluocs / MetaVC
Repository for MetaVC -- A Meta Local Search Framework For Minimum Vertex Cover (MinVC)
☆10Updated 3 years ago
Alternatives and similar repositories for MetaVC
Users that are interested in MetaVC are comparing it to the libraries listed below
Sorting:
- Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes☆67Updated last week
- ☆13Updated 10 months ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- Maximum independent sets and vertex covers of large sparse graphs.☆74Updated last month
- The implementation is based on the Fiduccia-Mattheyses algorithm.☆29Updated 8 years ago
- ☆30Updated 4 years ago
- ☆13Updated 6 years ago
- Simple Python interface for ABC☆23Updated 2 years ago
- Mt-KaHyPar (Multi-Threaded Karlsruhe Hypergraph Partitioner) is a shared-memory multilevel graph and hypergraph partitioner equipped with…☆140Updated this week
- ChiPBench:Benchmarking End-to-End Performance of AI-based Chip Placement Algorithms☆38Updated 3 weeks ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆122Updated last week
- Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability.☆54Updated 2 months ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆74Updated 8 months ago
- ☆28Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆40Updated last week
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆16Updated last year
- KaHyPar (Karlsruhe Hypergraph Partitioning) is a multilevel hypergraph partitioning framework providing direct k-way and recursive bisect…☆464Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Graph Partitoning Using Graph Convolutional Networks☆65Updated 2 years ago
- Code of NeurIPS paper: arxiv.org/abs/2302.08224☆199Updated 8 months ago
- LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models☆22Updated 2 years ago
- discrete gate sizing☆14Updated 4 years ago
- ☆13Updated 10 months ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆134Updated 2 years ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- ☆14Updated last year
- ☆18Updated 5 months ago
- The release for ICML 2023 paper☆47Updated 10 months ago
- Pin-Accessible Legalization for Mixed-Cell-Height Circuits☆28Updated 3 years ago
- GPU-Accelerated Global Router☆14Updated 6 months ago