chuanluocs / MetaVC

Related projects ⓘ

Alternatives and complementary repositories for MetaVC

• kkunal1408 / GANA_circuit_data
  just checking
  ☆13Updated 2 years ago
• DfX-NYUAD / GNN4IC
  Must-read papers on Graph Neural Networks (GNNs) for Integrated Circuits (ICs) design, security and reliability. This collection of paper…
  ☆39Updated last year
• TILOS-AI-Institute / HypergraphPartitioning
  Hypergraph Partitioning: benchmarks, evaluators, best known solutions and codes
  ☆58Updated 2 weeks ago
• KarlsruheMIS / KaMIS
  Maximum independent sets and vertex covers of large sparse graphs.
  ☆70Updated this week
• DfX-NYUAD / GNN-RE
  GNN-RE datasets for circuit recognition
  ☆38Updated last year
• ABKGroup / PlacementEssentialReadings
  ☆49Updated 3 years ago
• ABKGroup / TritonRoute-WXL
  ☆25Updated 4 years ago
• zshi0616 / DeepGate2
  ☆27Updated 11 months ago
• shaowei-cai-group / EasySAT
  A Simple CDCL Solver
  ☆26Updated last year
• lsils / benchmarks
  EPFL logic synthesis benchmarks
  ☆165Updated 2 months ago
• ywtseng / NTUPlacement
  ☆11Updated 6 years ago
• cure-lab / DeepGate
  This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".
  ☆19Updated last year
• krzhu / abc_py
  Simple Python interface for ABC
  ☆23Updated last year
• cuhk-eda / cu-gr-2
  ☆35Updated 10 months ago
• SJTU-ECTL / ALSRAC
  ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set
  ☆17Updated last year
• TimingPredict / TimingPredict
  Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)
  ☆63Updated 2 months ago
• cuhk-eda / REST
  REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)
  ☆50Updated 2 years ago
• NYU-MLDA / OpenABC
  OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…
  ☆114Updated last month
• nbulsi / also
  A logic synthesis tool
  ☆65Updated 2 years ago
• myxxxsquared / NLocalSAT
  NLocalSAT; Boosting Local Search with Solution Prediction
  ☆18Updated last year
• baloneymath / AncstrGNN
  ☆15Updated 3 years ago
• cuhk-eda / Xplace
  Xplace 2.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability Optimization
  ☆97Updated 4 months ago
• lydiawunan / LOSTIN
  LOSTIN: Logic Optimization via Spatio-Temporal Information with Hybrid Graph Models
  ☆18Updated 2 years ago
• panhomyoung / phyLS
  A Logic Synthesis tool based on "Mockturtle: EPFL Logic Synthesis Library " and "ABC: System for Sequential Logic Synthesis and Formal Ve…
  ☆18Updated last month
• geziangfinn / easyPlace
  Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS
  ☆19Updated last week
• PKU-IDEA / OpenPARF
  🕹 OpenPARF: An Open-Source Placement and Routing Framework for Large-Scale Heterogeneous FPGAs with Deep Learning Toolkit
  ☆115Updated last month
• liangrj2014 / ISPD24_contest
  ☆20Updated last month
• cuhk-eda / dr-cu
  Dr. CU, VLSI Detailed Routing Tool Developed by CUHK
  ☆128Updated last year
• zhaoyu-li / NSNet
  [NeurIPS 2022] "NSNet: A General Neural Probabilistic Framework for Satisfiability Problems"
  ☆19Updated last year
• bluesceada / iscas89_hl_verilog
  Re-host of ISCAS89 sequential benchmark circuits in higher level verilog (without "DFF")
  ☆13Updated 2 years ago