A Hardware Description Language based on the Rust Programming Language
β305Apr 21, 2026Updated last month
Alternatives and similar repositories for rhdl
Users that are interested in rhdl are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A framework for writing FPGA firmware using the Rust Programming Languageβ486Jun 3, 2025Updated 11 months ago
- π¦ No-nonsense hardware testing/simulation in Rust π οΈ | Verilog, Spade, Verylβ106May 3, 2026Updated 3 weeks ago
- A fast VHDL language server and analysis library written in Rustβ483May 19, 2026Updated last week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!β21Dec 5, 2024Updated last year
- Veryl: A Modern Hardware Description Languageβ941Updated this week
- Proton VPN Special Offer - Get 70% off β’ AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Block diagrams in ASCIIβ18Oct 17, 2025Updated 7 months ago
- β29Nov 10, 2025Updated 6 months ago
- A new Hardware Design Language that keeps you in the driver's seatβ124May 13, 2026Updated last week
- π Making Rust a first-class language and ecosystem for GPU shaders π§β3,117Updated this week
- A safe, fast, lightweight embeddable scripting language written in Rust.β22May 23, 2023Updated 3 years ago
- Platform-agnostic driver to communicate with devices running Adafruit Seesaw firmware.β13Mar 14, 2026Updated 2 months ago
- A SystemVerilog Language Serverβ199Nov 30, 2025Updated 5 months ago
- Intermediate Language (IL) for Hardware Accelerator Generatorsβ596May 10, 2026Updated 2 weeks ago
- A math library specialized for 2d screen graphics.β14Feb 28, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A test harness and runner for embedded devicesβ173Mar 27, 2026Updated last month
- Rust Test Bench - write HDL tests in Rust.β27Nov 28, 2022Updated 3 years ago
- Modern embedded framework, using Rust and async.β9,264May 18, 2026Updated last week
- A Hardware Description Language that doesn't make you want to pull your hair out | read-only mirror of https://gitlab.com/spade-lang/spadβ¦β65Updated this week
- A Stable ABI for Rust with compact sum-typesβ422Feb 23, 2026Updated 3 months ago
- A collection of very basic allocators. Written with WebAssembly in mind.β15Jan 12, 2024Updated 2 years ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-slaβ¦β26Mar 5, 2025Updated last year
- VS Code based debugger for hardware designs in Amaranth or Verilogβ39Dec 3, 2024Updated last year
- Make rspack run correctly in the deno environment.β12Oct 18, 2025Updated 7 months ago
- AI Agents on DigitalOcean Gradient AI Platform β’ AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities πβ42Nov 29, 2025Updated 5 months ago
- Rust parser for Betaflight & INAV blackbox logsβ19May 18, 2026Updated last week
- 21st century electronic design automation tools, written in Rust.β37May 7, 2026Updated 2 weeks ago
- Verilator Porcelainβ49Nov 7, 2023Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017β472Mar 30, 2026Updated last month
- Efficient, deferred formatting for logging on embedded systemsβ1,179May 12, 2026Updated 2 weeks ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.β50Dec 30, 2024Updated last year
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)β29Apr 30, 2026Updated 3 weeks ago
- A simple `no_std` heap allocator for RISC-V and Xtensa processors from Espressifβ24Apr 16, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer β’ AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- An HDL embedded in Rust.β204Nov 15, 2023Updated 2 years ago
- Implementation of Rust Embedded HAL traits for FTDI devicesβ44Apr 18, 2026Updated last month
- Multi-platform high-performance compute language extension for Rust.β2,147Updated this week
- All the tools you need to reproduce the CellIFT paper experimentsβ24Feb 11, 2025Updated last year
- A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate hostβ2,754Updated this week
- Aids debugging Rust type layoutβ18May 16, 2024Updated 2 years ago
- An open-source Simulation Trace Format specificationβ17Nov 12, 2025Updated 6 months ago