A Hardware Description Language based on the Rust Programming Language
☆288Mar 2, 2026Updated this week
Alternatives and similar repositories for rhdl
Users that are interested in rhdl are comparing it to the libraries listed below
Sorting:
- A framework for writing FPGA firmware using the Rust Programming Language☆468Jun 3, 2025Updated 9 months ago
- 🦀 No-nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆91Feb 27, 2026Updated last week
- HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!☆21Dec 5, 2024Updated last year
- A fast VHDL language server and analysis library written in Rust☆462Feb 22, 2026Updated last week
- Veryl: A Modern Hardware Description Language☆893Updated this week
- A collection of very basic allocators. Written with WebAssembly in mind.☆14Jan 12, 2024Updated 2 years ago
- 🐉 Making Rust a first-class language and ecosystem for GPU shaders 🚧☆2,907Updated this week
- A safe, fast, lightweight embeddable scripting language written in Rust.☆22May 23, 2023Updated 2 years ago
- A framework for formally verifying hardware security modules to be free of hardware, software, and timing side-channel vulnerabilities 🔏☆40Nov 29, 2025Updated 3 months ago
- A new Hardware Design Language that keeps you in the driver's seat☆124Updated this week
- A math library specialized for 2d screen graphics.☆14Feb 28, 2025Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- EDA Schematic Capture and Simulation powered by NgSpice☆41Jun 21, 2024Updated last year
- A Stable ABI for Rust with compact sum-types☆410Feb 23, 2026Updated last week
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- A SystemVerilog Language Server☆194Nov 30, 2025Updated 3 months ago
- Hex Display: A modern xxd alternative.☆46Mar 19, 2025Updated 11 months ago
- An intuitive toolkit to simplify declarative macro development in Rust☆20Updated this week
- Modern embedded framework, using Rust and async.☆8,880Updated this week
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 4 months ago
- A test harness and runner for embedded devices☆161Nov 1, 2025Updated 4 months ago
- Rust Bindings and tools for the Intel® Simics® Simulator☆17Feb 27, 2026Updated last week
- Signal generators, easing, RNG & more Rust crate providing mathematical primitives to make TUIs, games, and creative tools feel alive and…☆21Jan 2, 2026Updated 2 months ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Oct 26, 2025Updated 4 months ago
- HDL converter (between VHDL, SystemVerilog and/or Verilog), based on GHDL, Yosys, Synlig, and the plugins ghdl-yosys-plugin and yosys-sla…☆25Mar 5, 2025Updated last year
- A debugging toolset and library for debugging embedded ARM and RISC-V targets on a separate host☆2,611Feb 26, 2026Updated last week
- Async, lock-free synchronization primitives for task wakeup☆51Sep 8, 2024Updated last year
- A flexible, ergonomic, and inspectable error reporting library for Rust.☆336Updated this week
- Verified Rust for low-level systems code☆2,346Updated this week
- Intermediate Language (IL) for Hardware Accelerator Generators☆582Updated this week
- Efficient, deferred formatting for logging on embedded systems☆1,141Feb 5, 2026Updated last month
- ☆15Nov 12, 2024Updated last year
- WebAssembly AOT compiler with cross-CPU checkpoint/restore support☆20Jun 21, 2025Updated 8 months ago
- Multi-platform high-performance compute language extension for Rust.☆2,010Feb 27, 2026Updated last week
- Making parsing a breeze☆856Updated this week
- VS Code based debugger for hardware designs in Amaranth or Verilog☆39Dec 3, 2024Updated last year
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- Lock ordering enforcement at compile time in Rust☆23Mar 17, 2025Updated 11 months ago
- Run wavedrom in typst☆18Apr 9, 2025Updated 10 months ago