Alternatives and similar repositories for pom

Users that are interested in pom are comparing it to the libraries listed below

• SET-Scheduling-Project / GEMINI-HPCA2024
  Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators
  ☆107Updated 8 months ago
• SET-Scheduling-Project / SET-ISCA2023
  The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.
  ☆82Updated 10 months ago
• pku-liang / TENET
  An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…
  ☆87Updated last year
• casys-kaist / NeuPIMs
  NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing
  ☆109Updated last year
• scalesim-project / scale-sim-v3
  ☆54Updated last month
• Zhaoshixin-sky / CIM-MLC
  [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators
  ☆46Updated last year
• scale-snu / attacc_simulator
  ☆121Updated last year
• leesou / H2-LLM-ISCA-2025
  H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference
  ☆85Updated 8 months ago
• huweim / dataflow_architecture
  Research about dataflow architecture
  ☆12Updated 2 years ago
• cornell-zhang / allo
  Allo Accelerator Design and Programming Framework
  ☆327Updated last week
• Accelergy-Project / micro22-sparseloop-artifact
  MICRO22 artifact evaluation for Sparseloop
  ☆46Updated 3 years ago
• pku-liang / Sanger
  A co-design architecture on sparse attention
  ☆55Updated 4 years ago
• hatsu3 / Sanger
  ☆48Updated 4 years ago
• fangjh21 / PALM
  PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training
  ☆20Updated last year
• arkhadem / aim_simulator
  A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0
  ☆53Updated 5 months ago
• actlab-genesys / GeneSys
  An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.
  ☆71Updated 3 months ago
• adam-smnk / Open-CIM-Compiler
  ☆34Updated 4 years ago
• PrincetonUniversity / LLMCompass
  ☆218Updated 2 months ago
• ConvolutedDog / HyFiSS
  HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs
  ☆39Updated last year
• SET-Scheduling-Project / SoMa-HPCA2025
  ☆26Updated 10 months ago
• xcw-1010 / HLSPilot
  ☆46Updated last year
• KULeuven-MICAS / stream
  Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.
  ☆64Updated 6 months ago
• sunxt99 / PIMCOMP-NN
  ☆73Updated 11 months ago
• wangxy-2000 / pimsim-nn
  ☆58Updated last year
• PSAL-POSTECH / ONNXim
  ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference
  ☆183Updated last week
• maeri-project / FEATHER
  A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching
  ☆74Updated 2 months ago
• kelvin0207 / SparSynergy
  Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…
  ☆22Updated 9 months ago
• UniNDP-hpca25-ae / UniNDP
  Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"
  ☆52Updated 4 months ago
• UIUC-ChenLab / ScaleHLS-HIDA
  ☆62Updated 9 months ago
• CLab-HKUST-GZ / micro58-axcore
  ☆29Updated 3 months ago