sjtu-zhao-lab / pomLinks
An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
☆52Updated last year
Alternatives and similar repositories for pom
Users that are interested in pom are comparing it to the libraries listed below
Sorting:
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆96Updated 5 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆76Updated 7 months ago
- Allo: A Programming Model for Composable Accelerator Design☆290Updated this week
- H2-LLM: Hardware-Dataflow Co-Exploration for Heterogeneous Hybrid-Bonding-based Low-Batch LLM Inference☆70Updated 5 months ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆47Updated last year
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆87Updated last year
- ☆96Updated last year
- ☆48Updated 4 years ago
- A co-design architecture on sparse attention☆52Updated 4 years ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆67Updated 2 weeks ago
- ☆48Updated 2 months ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆94Updated last year
- MICRO22 artifact evaluation for Sparseloop☆44Updated 3 years ago
- Open source RTL implementation of Tensor Core, Sparse Tensor Core, BitWave and SparSynergy in the article: "SparSynergy: Unlocking Flexib…☆18Updated 6 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆150Updated 8 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆22Updated last year
- HyFiSS: A Hybrid Fidelity Stall-Aware Simulator for GPGPUs☆36Updated 10 months ago
- ☆189Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆19Updated last year
- Computing in memory optimizes data handling by performing operations directly in memory, ideal for high-speed data processing needs. This…☆25Updated 10 months ago
- ☆59Updated 6 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆39Updated 2 months ago
- ☆51Updated 3 months ago
- ☆17Updated 6 months ago
- Artifact for paper "PIM is All You Need: A CXL-Enabled GPU-Free System for LLM Inference", ASPLOS 2025☆94Updated 5 months ago
- ☆111Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆29Updated last year
- [TRETS 2025][FPGA 2024] FPGA Accelerator for Imbalanced SpMV using HLS☆14Updated last month
- [HPCA'21] SpAtten: Efficient Sparse Attention Architecture with Cascade Token and Head Pruning☆106Updated last year