sjtu-zhao-lab / pomView external linksLinks
An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
☆56Mar 22, 2024Updated last year
Alternatives and similar repositories for pom
Users that are interested in pom are comparing it to the libraries listed below
Sorting:
- DATE'24 paper: "Hierarchical Source-to-Post-Route QoR Prediction in High-Level Synthesis with GNNs"☆19Dec 10, 2024Updated last year
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆31Mar 7, 2024Updated last year
- ☆62Mar 24, 2025Updated 10 months ago
- ClusterKV: Manipulating LLM KV Cache in Semantic Space for Recallable Compression (DAC'25)☆23Sep 15, 2025Updated 5 months ago
- 基于Xilinx FPGA的通用型 CNN卷积神经网络加速器，本设计基于KV260板卡，MpSoC架构均可移植☆18Dec 13, 2024Updated last year
- A scalable High-Level Synthesis framework on MLIR☆288May 15, 2024Updated last year
- An MLIR Complier for PyTorch/C/C++ Codes into HLS Dataflow Designs☆59Aug 1, 2025Updated 6 months ago
- CHARM: Composing Heterogeneous Accelerators on Heterogeneous SoC Architecture☆163Updated this week
- ☆18May 1, 2024Updated last year
- A intelligent matrix format designer for SpMV☆10Oct 10, 2023Updated 2 years ago
- ☆32Mar 31, 2025Updated 10 months ago
- ☆11Feb 28, 2023Updated 2 years ago
- DOSA: Differentiable Model-Based One-Loop Search for DNN Accelerators☆19Oct 10, 2024Updated last year
- An HBM FPGA based SpMV Accelerator☆17Aug 29, 2024Updated last year
- Allo Accelerator Design and Programming Framework (PLDI'24)☆344Feb 8, 2026Updated last week
- ☆14May 19, 2023Updated 2 years ago
- DRA+RISC-V Exploration Framework☆19Jan 8, 2024Updated 2 years ago
- TileFlow is a performance analysis tool based on Timeloop for fusion dataflows☆66Apr 12, 2024Updated last year
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆20Jun 12, 2024Updated last year
- ☆16Dec 11, 2022Updated 3 years ago
- ☆16Nov 22, 2022Updated 3 years ago
- Large Language Model (LLM) Serving Paper and Resource List☆25May 18, 2025Updated 8 months ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆48Jan 15, 2026Updated last month
- ViTALiTy (HPCA'23) Code Repository☆23Mar 13, 2023Updated 2 years ago
- ☆26Dec 12, 2022Updated 3 years ago
- [FPGA 2023] FADO: Floorplan-Aware Directive Optimization for High-Level Synthesis Designs on Multi-Die FPGAs☆25Feb 14, 2023Updated 3 years ago
- ☆24Feb 23, 2023Updated 2 years ago
- A co-design architecture on sparse attention☆55Aug 23, 2021Updated 4 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆61Jul 21, 2023Updated 2 years ago
- Tool for optimize CNN blocking☆95Mar 22, 2020Updated 5 years ago
- NeuPIMs: NPU-PIM Heterogeneous Acceleration for Batched LLM Inferencing☆108Jun 19, 2024Updated last year
- High-Level Synthesis Performance Prediction using GNNs: Benchmarking, Modeling, and Advancing☆54Jun 6, 2024Updated last year
- News and Paper Collections for Machine Learning Hardware☆22Nov 30, 2025Updated 2 months ago
- The wafer-native AI accelerator simulation platform and inference engine.☆50Jan 1, 2026Updated last month
- A tool to generate optimized hardware files for univariate functions.☆29Apr 5, 2024Updated last year
- PyLog: An Algorithm-Centric FPGA Programming and Synthesis Flow☆69May 9, 2023Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆71Dec 29, 2025Updated last month
- Various examples for Chisel HDL☆30Mar 20, 2022Updated 3 years ago
- Artifact evaluation of PLDI'24 paper "Allo: A Programming Model for Composable Accelerator Design"☆33Apr 11, 2024Updated last year