sjtu-zhao-lab / pom
An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
☆44Updated 11 months ago
Alternatives and similar repositories for pom:
Users that are interested in pom are comparing it to the libraries listed below
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆72Updated this week
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆61Updated 2 weeks ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆83Updated 10 months ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆15Updated 9 months ago
- ☆24Updated 3 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆25Updated last year
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆28Updated 9 months ago
- A co-design architecture on sparse attention☆50Updated 3 years ago
- MICRO22 artifact evaluation for Sparseloop☆42Updated 2 years ago
- ☆43Updated 3 years ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆48Updated last week
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆47Updated this week
- NeuPIMs Simulator☆73Updated 8 months ago
- ☆57Updated 8 months ago
- ☆100Updated this week
- Allo: A Programming Model for Composable Accelerator Design☆206Updated this week
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆94Updated last month
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated last year
- ☆49Updated last year
- [FPGA 2024]FPGA Accelerator for Imbalanced SpMV using HLS☆10Updated last month
- ☆121Updated 8 months ago
- ☆28Updated 3 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆46Updated 5 months ago
- A Spatial Accelerator Generation Framework for Tensor Algebra.☆55Updated 3 years ago
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆37Updated 2 years ago
- Serpens is an HBM FPGA accelerator for SpMV☆17Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆48Updated 3 weeks ago
- EDA toolchain for processing-in-memory architectures, including an architecture synthesizer, a compiler, and a simulator☆11Updated 3 months ago