sjtu-zhao-lab / pom
An Optimizing Framework on MLIR for Efficient FPGA-based Accelerator Generation
☆40Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for pom
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆56Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆52Updated this week
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- [FPGA 2024] Source code and bitstream for LevelST: Stream-based Accelerator for Sparse Triangular Solver☆11Updated 10 months ago
- An analytical framework that models hardware dataflow of tensor applications on spatial architectures using the relation-centric notation…☆80Updated 6 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- ☆36Updated 8 months ago
- A co-design architecture on sparse attention☆44Updated 3 years ago
- PALM: A Efficient Performance Simulator for Tiled Accelerators with Large-scale Model Training☆13Updated 5 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆67Updated last week
- ☆41Updated 3 years ago
- ☆13Updated 3 weeks ago
- [ASPLOS 2024] CIM-MLC: A Multi-level Compilation Stack for Computing-In-Memory Accelerators☆22Updated 5 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- An efficient spatial accelerator enabling hybrid sparse attention mechanisms for long sequences☆20Updated 8 months ago
- Serpens is an HBM FPGA accelerator for SpMV☆15Updated 3 months ago
- NeuPIMs Simulator☆54Updated 5 months ago
- An Open-Source Tool for CGRA Accelerators☆17Updated 6 months ago
- An Automated Framework for Generic Graph Neural Network Accelerator Generation, Simulation, and Optimization☆19Updated last week
- A dataflow architecture for universal graph neural network inference via multi-queue streaming.☆68Updated last year
- ☆10Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- ☆26Updated 3 years ago
- SSR: Spatial Sequential Hybrid Architecture for Latency Throughput Tradeoff in Transformer Acceleration (Full Paper Accepted in FPGA'24)☆26Updated 4 months ago
- ☆22Updated last year
- A framework for fast exploration of the depth-first scheduling space for DNN accelerators☆32Updated last year
- ☆25Updated 3 years ago
- ☆16Updated 2 years ago
- [ASPLOS 2019] PUMA-simulator provides a detailed simulation model of a dataflow architecture built with NVM (non-volatile memory), and ru…☆56Updated last year
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆31Updated 7 months ago